Logic Design

Latest Posts

Discussion

clock tree design

Category: Logic Design

By cupidsd
•
started over 14 years ago

0 replies • 14420 views
Discussion

How to see power trace

Category: Logic Design

By ganeshK2012
•
started over 14 years ago

0 replies • 14725 views
Discussion

Difference Between PLE, Spatial, Physical

Category: Logic Design

By sureshm
•
updated over 14 years ago by grasshopper

1 replies • 21036 views
Discussion

Any comments on the RC Physical Timing co-relation with EDI?

Category: Logic Design

By sureshm
•
updated over 14 years ago by grasshopper

1 replies • 14977 views
Discussion

Simulating verilog using cadence

Category: Logic Design

By MTP3
•
updated over 14 years ago by MTP3

1 replies • 15250 views
Discussion

Regarding retiming....which license is required

Category: Logic Design

By ChInNi miSSing
•
updated over 14 years ago by mclarke

1 replies • 14927 views
Discussion

Check out Conformal documentation via its web interface!

Category: Logic Design

By hummingbird
•
updated over 14 years ago by tstark

1 replies • 15584 views
Discussion

Why boundary_opto cause to LEC fail?

Category: Logic Design

By PengpengHao
•
updated over 14 years ago by tstark

1 replies • 15183 views
Discussion

Propagate a clock from .LIB of a block

Category: Logic Design

By randomax
•
started over 14 years ago

0 replies • 14722 views
Discussion

How to synthesize without scan cell replacement

Category: Logic Design

By Maso
•
updated over 14 years ago by Maso

7 replies • 25780 views
Discussion

Checking equivalence of buffer trees

Category: Logic Design

By BufferTree
•
updated over 14 years ago by tstark

1 replies • 16144 views
Discussion

How to calculate speed for each path_group in RTL Compiler

Category: Logic Design

By Maso
•
updated over 14 years ago by Maso

2 replies • 15243 views
Discussion

How can I remove module before writing whole netlist out

Category: Logic Design

By Maso
•
updated over 14 years ago by Maso

2 replies • 15750 views
Discussion

Cadence encounter(9.x) crashes while doing "verify_geometries"

Category: Logic Design

By Akatyal22
•
started over 14 years ago

0 replies • 456 views
Discussion

Do you have issues using multibit flops

Category: Logic Design

By AntonioL
•
updated over 14 years ago by tstark

1 replies • 17059 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.