Logic Design

Latest Posts

Discussion

Groups back annotaion (allegro to concept and back)

Category: Logic Design

By bdv005
•
started over 14 years ago

0 replies • 14793 views
Discussion

Wanted to know the behaviour of RC on different SDC command

Category: Logic Design

By tanyacool
•
updated over 14 years ago by tanyacool

2 replies • 16706 views
Discussion

Outputting a synthesized file in reverse order

Category: Logic Design

By Ankur S
•
started over 14 years ago

0 replies • 14473 views
Discussion

LEC issue - "elaborate" vs. "synthesize -to_generic"

Category: Logic Design

By Yemelya
•
updated over 14 years ago by bmiller

1 replies • 2047 views
Discussion

-binding flag is ignored by ncelab

Category: Logic Design

By myonlyscreen
•
updated over 14 years ago by TAM1

3 replies • 4156 views
Discussion

area calculation by RC

Category: Logic Design

By tanyacool
•
updated over 14 years ago by bmiller

1 replies • 15553 views
Discussion

Should I bother about the PLL delay?

Category: Logic Design

By gops
•
updated over 14 years ago by grasshopper

2 replies • 15855 views
Discussion

RTL Compiler tutorial

Category: Logic Design

By ubbala
•
updated over 14 years ago by grasshopper

1 replies • 15206 views
Discussion

How to Simulate 64-bit VHDL Code in Cadence?

Category: Logic Design

By shahein
•
started over 14 years ago

0 replies • 14668 views
Discussion

LEC report additional FF

Category: Logic Design

By theodoredj
•
updated over 14 years ago by affaqq

7 replies • 22207 views
Discussion

LEC and Designware components

Category: Logic Design

By jlang
•
updated over 14 years ago by affaqq

1 replies • 15811 views
Discussion

how to map a particular library cell to a component

Category: Logic Design

By gops
•
updated over 14 years ago by renobreint

1 replies • 15501 views
Discussion

CDC Functional Checks taking too much time.

Category: Logic Design

By arunvaidya
•
updated over 14 years ago by arunvaidya

3 replies • 16242 views
Discussion

RTL Compiler: DFT Checks and non controllable/observable I/O

Category: Logic Design

By moogyd
•
updated over 14 years ago by moogyd

6 replies • 5464 views
Discussion

Standard Cell Library Design

Category: Logic Design

By pmuppala
•
updated over 14 years ago by gentle

1 replies • 15949 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.