• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Outputting a synthesized file in reverse order

    Category: Logic Design

    By Ankur S

    •

    started over 13 years ago

    0 replies • 14437 views
  • Discussion

    LEC issue - "elaborate" vs. "synthesize -to_generic"

    Category: Logic Design

    By Yemelya

    •

    updated over 13 years ago by bmiller

    1 replies • 1974 views
  • Discussion

    -binding flag is ignored by ncelab

    Category: Logic Design

    By myonlyscreen

    •

    updated over 13 years ago by TAM1

    3 replies • 4047 views
  • Discussion

    area calculation by RC

    Category: Logic Design

    By tanyacool

    •

    updated over 13 years ago by bmiller

    1 replies • 15477 views
  • Discussion

    Should I bother about the PLL delay?

    Category: Logic Design

    By gops

    •

    updated over 13 years ago by grasshopper

    2 replies • 15777 views
  • Discussion

    RTL Compiler tutorial

    Category: Logic Design

    By ubbala

    •

    updated over 13 years ago by grasshopper

    1 replies • 15155 views
  • Discussion

    How to Simulate 64-bit VHDL Code in Cadence?

    Category: Logic Design

    By shahein

    •

    started over 13 years ago

    0 replies • 14635 views
  • Discussion

    LEC report additional FF

    Category: Logic Design

    By theodoredj

    •

    updated over 14 years ago by affaqq

    7 replies • 21973 views
  • Discussion

    LEC and Designware components

    Category: Logic Design

    By jlang

    •

    updated over 14 years ago by affaqq

    1 replies • 15739 views
  • Discussion

    how to map a particular library cell to a component

    Category: Logic Design

    By gops

    •

    updated over 14 years ago by renobreint

    1 replies • 15441 views
  • Discussion

    CDC Functional Checks taking too much time.

    Category: Logic Design

    By arunvaidya

    •

    updated over 14 years ago by arunvaidya

    3 replies • 16158 views
  • Discussion

    RTL Compiler: DFT Checks and non controllable/observable I/O

    Category: Logic Design

    By moogyd

    •

    updated over 14 years ago by moogyd

    6 replies • 5260 views
  • Discussion

    Standard Cell Library Design

    Category: Logic Design

    By pmuppala

    •

    updated over 14 years ago by gentle

    1 replies • 15891 views
  • Discussion

    dsn-files

    Category: Logic Design

    By wschira

    •

    started over 14 years ago

    0 replies • 14944 views
  • Discussion

    .so cell import ?

    Category: Logic Design

    By DavidRo

    •

    started over 14 years ago

    0 replies • 14307 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information