• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Conformal ECO use cell out of spare(NO_MAP)

    Category: Logic Design

    By Ben Xu

    •

    started over 7 years ago

    0 replies • 1514 views
  • Discussion

    CONFORMAL ECO : SPARE CELLS NOT MAPPED

    Category: Logic Design

    By NabilE

    •

    started over 7 years ago

    0 replies • 15882 views
  • Discussion

    functional equivalence check between system verilog and schematic

    Category: Logic Design

    By SatendraMaurya

    •

    started over 7 years ago

    0 replies • 15231 views
  • Discussion

    Formatting of concept HDL schematic pages

    Category: Logic Design

    By akmo25

    •

    started over 7 years ago

    0 replies • 14880 views
  • Discussion

    Error in Cadence RTL Compiler when estimating Power using VCD

    Category: Logic Design

    By shaunisu

    •

    started over 7 years ago

    0 replies • 15654 views
  • Discussion

    for choosing the frequency range of any digital circuit

    Category: Logic Design

    By jayakandpal

    •

    started over 7 years ago

    0 replies • 14479 views
  • Discussion

    RTL compiler crash

    Category: Logic Design

    By shaunisu

    •

    started over 7 years ago

    0 replies • 15532 views
  • Discussion

    What does area reported by RTL compiler mean?

    Category: Logic Design

    By rexnyu

    •

    updated over 7 years ago by Andrew Beckett

    6 replies • 38134 views
  • Discussion

    Differences between "report power" and "report scan_power"

    Category: Logic Design

    By nokta

    •

    started over 7 years ago

    0 replies • 2238 views
  • Discussion

    Irun driver contention with SystemVerilog port defaults (15.20.001)

    Category: Logic Design

    By Palaparthy

    •

    started over 8 years ago

    0 replies • 15058 views
  • Discussion

    RC compiler and ports consisting of arrays of vectors

    Category: Logic Design

    By MarkusK

    •

    updated over 8 years ago by MarkusK

    2 replies • 16035 views
  • Discussion

    port array synthesis

    Category: Logic Design

    By olalivier

    •

    started over 8 years ago

    0 replies • 16853 views
  • Discussion

    Genus UI - How to set attribute?

    Category: Logic Design

    By mbrandalero

    •

    started over 8 years ago

    0 replies • 7451 views
  • Discussion

    Genus : Auto_ungroup breaks functionality

    Category: Logic Design

    By Schriek

    •

    started over 8 years ago

    0 replies • 16269 views
  • Discussion

    Problems with simulating counter chips

    Category: Logic Design

    By zfan

    •

    started over 8 years ago

    0 replies • 14765 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information