Mixed-Signal Design

Latest Posts

Discussion

Ways for assigning/implementing Voltage level(e.g: 1.8/0 V) to binary/logical level(1/0) for Functional Verilog Block used in AMS

Category: Mixed-Signal Design

By aarthymani
•
updated over 11 years ago by aarthymani

2 replies • 2483 views
Discussion

Verilog-AMS Bias Current Modelling

Category: Mixed-Signal Design

By shalem7
•
updated over 12 years ago by shalem7

4 replies • 18347 views
Discussion

saving ams config hierarchy

Category: Mixed-Signal Design

By kawan
•
updated over 12 years ago by kawan

2 replies • 13717 views
Discussion

How to keep connectivity in XL with resistors

Category: Mixed-Signal Design

By den408nis
•
updated over 12 years ago by Andrew Beckett

1 replies • 13641 views
Discussion

can we attach technology file to verilog-AMS design

Category: Mixed-Signal Design

By sunilreddy
•
updated over 12 years ago by Andrew Beckett

1 replies • 13053 views
Discussion

Transient flicker noise simulation

Category: Mixed-Signal Design

By Masoud ensaf
•
updated over 12 years ago by Masoud ensaf

2 replies • 15159 views
Discussion

psl vunit bind to spectre subckt

Category: Mixed-Signal Design

By skillseeker
•
started over 12 years ago

0 replies • 12562 views
Discussion

controlling the analog solver within verilog

Category: Mixed-Signal Design

By freitas
•
started over 12 years ago

0 replies • 12659 views
Discussion

about 64 - 32 bit binaries (ultrasim64)

Category: Mixed-Signal Design

By Thodoros
•
updated over 12 years ago by Thodoros

6 replies • 4964 views
Discussion

Designing Digital FIR Filter using Cadence Tools

Category: Mixed-Signal Design

By indra0804
•
started over 12 years ago

0 replies • 14343 views
Discussion

Non-piecewise constant argument is detected in the transition filter.

Category: Mixed-Signal Design

By freitas
•
updated over 12 years ago by Andrew Beckett

1 replies • 13328 views
Discussion

CADENCE capacitor corners max min typ meaning

Category: Mixed-Signal Design

By Ricardo Alves
•
updated over 12 years ago by Andrew Beckett

1 replies • 14235 views
Discussion

NC-Verilog Integration netlister explicitly option

Category: Mixed-Signal Design

By Provence
•
updated over 12 years ago by Provence

3 replies • 15892 views
Discussion

Monto carlo simulation

Category: Mixed-Signal Design

By Custom IC Desi
•
updated over 12 years ago by Andrew Beckett

1 replies • 13204 views
Discussion

component display

Category: Mixed-Signal Design

By 40Ford
•
updated over 12 years ago by Sandeep4386

4 replies • 15435 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.