Mixed-Signal Design

Latest Posts

Discussion

SysVerilog bidirectional port with wreal nettype from cds_rnm_pkg

Category: Mixed-Signal Design

By HoWei

$usertype
•
updated over 2 years ago by HoWei

4 replies • 11204 views
Discussion

calcVal outcome depends on enabled test (although no calcVal is referring to such test)

Category: Mixed-Signal Design

By NewScreenName

$usertype
•
updated over 2 years ago by delgsy

16 replies • 13537 views
Discussion

Changing parameters during AMS simulation

Category: Mixed-Signal Design

By AFNielsen

$usertype
•
started over 2 years ago

0 replies • 6669 views
Discussion

print noise summary from ADE assembler does not work as explained in cadence support website

Category: Mixed-Signal Design

By NewScreenName

$usertype
•
updated over 2 years ago by NewScreenName

7 replies • 11506 views
Discussion

applying a transfer function to the phase noise plot

Category: Mixed-Signal Design

By matcha

$usertype
•
updated over 2 years ago by ShawnLogan

3 replies • 8717 views
Discussion

Are there predefined macros in XCELIUM (e.g. to be used with 'ifdef )

Category: Mixed-Signal Design

By HoWei

$usertype
•
started over 2 years ago

0 replies • 1612 views
Discussion

PAC simulation results

Category: Mixed-Signal Design

By mxm14

$usertype
•
updated over 2 years ago by mxm14

3 replies • 9494 views
Discussion

SystemVerilog nettype and resolution function in Virtuoso schematic hierarchy

Category: Mixed-Signal Design

By HoWei

$usertype
•
updated over 2 years ago by VatcheSouvalian

5 replies • 12236 views
Discussion

Drive/monitor EEnet using virtual interface

Category: Mixed-Signal Design

By jshaler

$usertype
•
updated over 2 years ago by jshaler

2 replies • 1366 views
Discussion

Pac Simulation Sideband Sweep Parameter

Category: Mixed-Signal Design

By mxm14

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 7156 views
Discussion

RMS value of transient sub-interval

Category: Mixed-Signal Design

By Daniel Stracke

$usertype
•
updated over 2 years ago by Daniel Stracke

2 replies • 7762 views
Discussion

write a verilog-A for inverter

Category: Mixed-Signal Design

By Hagar Hendy

$usertype
•
updated over 2 years ago by Hagar Hendy

2 replies • 13252 views
Discussion

read a file .csv and .mat with verilog-A

Category: Mixed-Signal Design

By Hagar Hendy

$usertype
•
updated over 2 years ago by Andrew Beckett

13 replies • 14442 views
Discussion

PLL PSS simulation in spectre

Category: Mixed-Signal Design

By RaghavendraN

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 9036 views
Discussion

Importing the waveform (.tran) file in any format in another test bench to run the simulation?

Category: Mixed-Signal Design

By mnmz

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 8407 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.