Mixed-Signal Design

Latest Posts

Discussion

Interface with systemVerilogText cell

Category: Mixed-Signal Design

By Doronzzz

$usertype
•
updated over 1 year ago by AW202410302125

1 replies • 3715 views
Discussion

characterization using liberate

Category: Mixed-Signal Design

By TM20240913386

$usertype
•
updated over 1 year ago by Guangjun Cao

7 replies • 6763 views
Discussion

spectre simulation issue

Category: Mixed-Signal Design

By YH202410112147

$usertype
•
updated over 1 year ago by YH202410112147

1 replies • 3970 views
Discussion

does pnoise number of points affect the integrated power?

Category: Mixed-Signal Design

By NewScreenName

$usertype
•
started over 1 year ago

0 replies • 3315 views
Discussion

AMS Simulation: Use SystemVerilog module instantiating other submodules in SystemVerilog

Category: Mixed-Signal Design

By Mathieu Chene

$usertype
•
updated over 1 year ago by Mathieu Chene

4 replies • 6305 views
Discussion

Importing package in AMS simulation

Category: Mixed-Signal Design

By MostafaAbedi

$usertype
•
started over 1 year ago

0 replies • 3787 views
Discussion

Missing pins in symbol creation of systemVerilog module

Category: Mixed-Signal Design

By MostafaAbedi

$usertype
•
updated over 1 year ago by MostafaAbedi

4 replies • 5525 views
Discussion

Why my Verilog‘s digital outputs are correct in Vivado but 'x' in Cadence AMS?

Category: Mixed-Signal Design

By Cookies

$usertype
•
updated over 1 year ago by Cookies

4 replies • 2420 views
Discussion

Liberate-ams GUI error: (LIB-203)

Category: Mixed-Signal Design

By TM20240913386

$usertype
•
updated over 1 year ago by Guangjun Cao

1 replies • 3810 views
Discussion

Importing digital data as an input source

Category: Mixed-Signal Design

By MostafaAbedi

$usertype
•
updated over 1 year ago by MostafaAbedi

2 replies • 4542 views
Discussion

Using fsdb exported waveform as an stimulus in AMS simulation

Category: Mixed-Signal Design

By MostafaAbedi

$usertype
•
updated over 1 year ago by MostafaAbedi

2 replies • 5271 views
Discussion

DRC errors while making layout.

Category: Mixed-Signal Design

By Sameerpy

$usertype
•
started over 1 year ago

0 replies • 3348 views
Discussion

what does CUVWSI mean?

Category: Mixed-Signal Design

By swetha99

$usertype
•
updated over 1 year ago by swetha99

2 replies • 4559 views
Discussion

Elaboration error in AMS simulation

Category: Mixed-Signal Design

By paulinho

$usertype
•
started over 1 year ago

0 replies • 5098 views
Discussion

Creating .DEF file from pin information, Die area

Category: Mixed-Signal Design

By JPJ90

$usertype
•
started over 1 year ago

0 replies • 3588 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.