Mixed-Signal Design

Latest Posts

Discussion

max usage of CPU cores in spectre/aps++ simulation

Category: Mixed-Signal Design

By Tarique mohd

$usertype
•
updated 5 months ago by Andrew Beckett

3 replies • 2552 views
Discussion

DC convergence problem with Basic ring amplifier

Category: Mixed-Signal Design

By SC202503236954

$usertype
•
updated 5 months ago by SC202503236954

2 replies • 2653 views
Discussion

Attach load to a pin for AMS verification

Category: Mixed-Signal Design

By PedroC

$usertype
•
started 5 months ago

0 replies • 1792 views
Discussion

White phase noise in VCO decays with frequency – not flat as expected

Category: Mixed-Signal Design

By brunoalexandrefraga

$usertype
•
updated 6 months ago by Andrew Beckett

1 replies • 2810 views
Discussion

Issue on Running simulation with VerilogA and SystemVerilog in virtuoso - Z output

Category: Mixed-Signal Design

By AmirMasnadi

$usertype
•
updated 7 months ago by engineer27

1 replies • 1560 views
Discussion

Illegal argument for signal access function [4.3(AMSLRM)]. Verilog AMS error.

Category: Mixed-Signal Design

By BS20240726490

$usertype
•
updated 7 months ago by Saloni Chhabra

1 replies • 1363 views
Discussion

Help with Accurate Extraction of Ron and Coff for RF Switches in Ku-Band Phase Shifter Design

Category: Mixed-Signal Design

By BR202502181318

$usertype
•
started 8 months ago

0 replies • 3046 views
Discussion

Phase Interpolator Control

Category: Mixed-Signal Design

By JS20250531815

$usertype
•
started 8 months ago

0 replies • 2684 views
Discussion

Netlisting error

Category: Mixed-Signal Design

By PE202503078250

$usertype
•
started 9 months ago

0 replies • 3891 views
Discussion

wreal modeling for inductance and capacitance

Category: Mixed-Signal Design

By LS202412014215

$usertype
•
updated 10 months ago by LS202412014215

2 replies • 4245 views
Discussion

Deepprobe to connect to a bus (extracted view)

Category: Mixed-Signal Design

By Macio

$usertype
•
updated 10 months ago by Frank Wiedmann

1 replies • 4210 views
Discussion

Layout with MODGEN on resistor interdigitated matching

Category: Mixed-Signal Design

By RH20250306711

$usertype
•
started 11 months ago

0 replies • 3234 views
Discussion

Modifying AMS netlist at command line before running a simulation

Category: Mixed-Signal Design

By PedroC

$usertype
•
updated over 1 year ago by PedroC

6 replies • 7616 views
Discussion

Loading Effect of Digital circuits on Analog Circuits in AMS Sims

Category: Mixed-Signal Design

By AhmedAtef

$usertype
•
started over 1 year ago

0 replies • 3619 views
Discussion

Assura LVS failed for Mixed-signal design

Category: Mixed-Signal Design

By SaranyaBalan

$usertype
•
updated over 1 year ago by SaranyaBalan

2 replies • 4586 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.