• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Dynamic Shapes -SPB 16.0

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 748 views
  • Discussion

    Measures taken when signal crosses splits

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    8 replies • 14695 views
  • Discussion

    Protel (AD6) to Allegro

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12828 views
  • Discussion

    Regarding Gloss operation

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 14134 views
  • Discussion

    DRC questions

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12874 views
  • Discussion

    Help! Gloss connects all vias to the GND and POWER planes

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12494 views
  • Discussion

    IPC7351 Lead Free Land Pattern Spec

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12898 views
  • Discussion

    Copy part symbol from pdf file to orcad cis schematic

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 13346 views
  • Discussion

    Creating ESPICE RLGC model from HSPICE

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 14468 views
  • Discussion

    How to prefer conections over conflicts?

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12500 views
  • Discussion

    Layout jumper

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    10 replies • 17911 views
  • Discussion

    unconnected pins error

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 13902 views
  • Discussion

    concept hdl project convertion to Orcad

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 17483 views
  • Discussion

    How to keep the autorouter from routing in GND plane

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12687 views
  • Discussion

    regarding use of setting OFFSET in Grids

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12195 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information