• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    regarding constarint manager

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 13100 views
  • Discussion

    regarding backdrilling

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12418 views
  • Discussion

    Cocept HDL annotate

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12716 views
  • Discussion

    Reading Gerber

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12893 views
  • Discussion

    Part table files

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 13159 views
  • Discussion

    Extracting 'real' flight times from SigXP & PCB SI

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 5082 views
  • Discussion

    Composite layers?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 14077 views
  • Discussion

    How to on/off online DRC function in Allegro 16.0?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 4787 views
  • Discussion

    who used Allegro PCB 16.0?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12575 views
  • Discussion

    Flooded Padstacks on cooper areas

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12605 views
  • Discussion

    Signal integerity help?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12601 views
  • Discussion

    Differential driver IBIS model

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    6 replies • 17432 views
  • Discussion

    Fanout question

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    5 replies • 13471 views
  • Discussion

    DRC errors with Copper pour

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    6 replies • 15272 views
  • Discussion

    Dynamic shapes on negative planes

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12642 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information