• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Missing drill data

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 13461 views
  • Discussion

    BluePrint and ODB++ Inside Data

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 15156 views
  • Discussion

    Concept HDL Bus connection

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 13936 views
  • Discussion

    cis database

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 13183 views
  • Discussion

    Extracting the Constraint settings...

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 12848 views
  • Discussion

    Updation of Allegro from 15.7 to 16

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 12903 views
  • Discussion

    How to change line class

    Category: PCB Design

    By ShawnLogan

    $usertype

    •

    updated over 17 years ago by archive

    18 replies • 24339 views
  • Discussion

    square box on trace

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    11 replies • 19679 views
  • Discussion

    BOM in CONCEPT HDL

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13035 views
  • Discussion

    Flood over single pad

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 13628 views
  • Discussion

    using the size property in Concept

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12310 views
  • Discussion

    Update padstack

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    6 replies • 20408 views
  • Discussion

    PCI Express SI

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 12843 views
  • Discussion

    importing Concept schematic into Capture?

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 14265 views
  • Discussion

    Link Property

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 12570 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information