• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      excellon1
      excellon1 35 Points
    • 3
      steve
      steve 25 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,863 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,641 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Suggested Answer

    How could I control the output waveform interpolation in Pspice project or Netlist while using V/I pwl file?

    Category: PSpice

    By Havior

    •

    updated over 2 years ago by AyushD

    1 replies • 1353 views
  • Discussion

    Best ways to set Design for Manufacturing rules in the PCB design flow!

    Category: Allegro X PCB Editor

    By geda

    •

    updated over 2 years ago by Jeff H

    5 replies • 8789 views
  • Answered

    3D. Board not visible

    Category: Allegro X PCB Editor

    By JuriV

    •

    updated over 2 years ago by Gobena

    7 replies • 19958 views
  • Answered

    Use of Bond finger in PCB editor

    Category: Allegro X PCB Editor

    By Ram1234

    •

    updated over 2 years ago by John T

    1 replies • 7055 views
  • Suggested Answer

    Differnce between net class and net group.

    Category: Allegro X PCB Editor

    By Ram1234

    •

    updated over 2 years ago by aniju

    5 replies • 11205 views
  • Answered

    Datatips customization

    Category: Allegro X PCB Editor

    By Ram1234

    •

    updated over 2 years ago by John T

    1 replies • 6528 views
  • Answered

    Embedded layer setup in cross section

    Category: Allegro X PCB Editor

    By Ram1234

    •

    updated over 2 years ago by John T

    1 replies • 6658 views
  • Answered

    Set up the values of analysis modes of constriant manager by SKILL

    Category: Allegro X Scripting - Skill

    By Natalia06

    •

    updated over 2 years ago by MikeNV

    3 replies • 3053 views
  • Suggested Answer

    Allow overlapping soldermask

    Category: Allegro X PCB Editor

    By SOT23

    •

    updated over 2 years ago by John T

    11 replies • 13090 views
  • Answered

    What is the simplest way of verifying components pinout in OrCAD?

    Category: Allegro X Capture CIS

    By mbmsv

    •

    updated over 2 years ago by mbmsv

    7 replies • 7883 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information