• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    same net spaching, hole to hole, not checking ????

    Category: PCB Design

    By min sook

    •

    updated over 16 years ago by oscar migs

    1 replies • 13964 views
  • Discussion

    lots of vias to ground

    Category: PCB Design

    By stellar

    •

    updated over 16 years ago by stellar

    10 replies • 16965 views
  • Discussion

    About netlist files

    Category: PCB Design

    By Aditiakula

    •

    updated over 16 years ago by Aditiakula

    3 replies • 16900 views
  • Discussion

    New library from text file

    Category: PCB Design

    By MagicPaddler

    •

    started over 16 years ago

    0 replies • 13652 views
  • Discussion

    REG:DIFFERENTIAL PAIR SPACING VIOLATION

    Category: Allegro X PCB Editor

    By girish

    •

    started over 16 years ago

    0 replies • 502 views
  • Discussion

    reference designator in schematic and symbol

    Category: PCB Design

    By stellar

    •

    updated over 16 years ago by redwire

    1 replies • 14864 views
  • Discussion

    Adding a hole inside a board

    Category: PCB Design

    By jtopgun

    •

    updated over 16 years ago by oldmouldy

    1 replies • 14428 views
  • Discussion

    footprints ok in component browser but not on layout

    Category: PCB Design

    By romaric

    •

    updated over 16 years ago by hpattie

    1 replies • 14340 views
  • Discussion

    Text Legend

    Category: PCB Design

    By Goblin59

    •

    updated over 16 years ago by Goblin59

    1 replies • 13908 views
  • Discussion

    Moving symbols with traces

    Category: PCB Design

    By JacobL

    •

    updated over 16 years ago by tomoo

    1 replies • 15042 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information