• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 85 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 3
      oldmouldy
      oldmouldy 50 Points
    • 5
      zpofrp
      zpofrp 30 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,678 Points
    • 2
      oldmouldy
      oldmouldy 10,950 Points
    • 3
      eDave
      eDave 7,496 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 4,943 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    General Considerations when routing DDR nets in high-speed design!

    Category: Allegro X PCB Editor

    By VVRD

    •

    started over 2 years ago

    0 replies • 5497 views
  • Suggested Answer

    TI components missing from PSPICE for TI

    Category: PSpice

    By PaulGro

    •

    updated over 2 years ago by MWMDMFB

    7 replies • 9709 views
  • Not Answered

    same pin number connected to more than one net for two identical hierarchal blocks.

    Category: Allegro X Capture CIS

    By danyavin

    •

    updated over 2 years ago by AyushD

    1 replies • 4479 views
  • Discussion

    Concept HDL SKILL Solution.

    Category: Design Entry HDL

    By ABIKRISHNA

    •

    updated over 2 years ago by ABIKRISHNA

    2 replies • 6679 views
  • Answered

    Non-plated mechanical hole not following the spacing rule in Constraint manager.

    Category: Allegro X PCB Editor

    By TiffanyB

    •

    updated over 2 years ago by TiffanyB

    3 replies • 6752 views
  • Suggested Answer

    Creating a multiple drill padstack in SKILL with custom pattern

    Category: Allegro X Scripting - Skill

    By Brother Forage

    •

    updated over 2 years ago by Hoangkhoipcb

    6 replies • 4219 views
  • Suggested Answer

    How to fill the shape between the SMD pins of the FPGA footprint

    Category: Allegro X PCB Editor

    By RohitRohan

    •

    updated over 2 years ago by Robert Finley

    2 replies • 6067 views
  • Suggested Answer

    Documents for OrCAD X PCB (Presto)

    Category: Allegro X PCB Editor

    By RohitRohan

    •

    updated over 2 years ago by John T

    2 replies • 6798 views
  • Suggested Answer

    Difference between the IBIS file and LIB file

    Category: PSpice

    By RohitRohan

    •

    updated over 2 years ago by oldmouldy

    1 replies • 4031 views
  • Suggested Answer

    ORCAD X Capture Can not Open

    Category: Allegro X Capture CIS

    By AABBkkee1234

    •

    updated over 2 years ago by Akshay khosla

    1 replies • 4495 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information