• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      excellon1
      excellon1 35 Points
    • 3
      steve
      steve 25 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,863 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,641 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    One point ground using dynamic shapes

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 13614 views
  • Discussion

    power integrity analysis

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 13603 views
  • Discussion

    How can I get spacing/physical rule set?

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 1241 views
  • Discussion

    Distance between power planes for a split plane?

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 17326 views
  • Discussion

    Routing_with_fanout

    Category: PCB Design

    By archive

    •

    started over 18 years ago

    0 replies • 12775 views
  • Discussion

    Test nodes and Rnets oh my!

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    6 replies • 16166 views
  • Discussion

    Can Power Plane be used as a return

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 13942 views
  • Discussion

    Backaanotaion of pin swaps for fpga's

    Category: PCB Design

    By archive

    •

    started over 18 years ago

    0 replies • 430 views
  • Discussion

    Metric Designs

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 13649 views
  • Discussion

    Stacked Via routing issue.

    Category: PCB Design

    By archive

    •

    started over 18 years ago

    0 replies • 12756 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information