• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Capture: Use hierarchical design to verify cable connector interfaces? Locked

    14753 views
    3 replies
    Latest over 10 years ago
    by steve
  • Discussion

    Capture & PCB Editor getting too too slow, while opening application? Locked

    1873 views
    1 reply
    Latest over 10 years ago
    by steve
  • Discussion

    fan-out, rule to keep fan-out outside of a package outline Locked

    14145 views
    1 reply
    Latest over 10 years ago
    by steve
  • Discussion

    Multiple instances of server is running on services Locked

    14283 views
    0 replies
    Started over 10 years ago
    by Dhamodharann
  • Discussion

    export footprint from already exist .brd file Locked

    16231 views
    1 reply
    Latest over 10 years ago
    by redwire
  • Discussion

    PCB Panelization software available? Locked

    13950 views
    1 reply
    Latest over 10 years ago
    by steve
  • Discussion

    Arduino Shield OrCAD Locked

    17565 views
    4 replies
    Latest over 10 years ago
    by Tone1
  • Discussion

    Place Part Library listbox Locked

    16548 views
    8 replies
    Latest over 10 years ago
    by aricbeaver
  • Discussion

    Creating a Complex Schematic Part Drawing Locked

    13785 views
    1 reply
    Latest over 10 years ago
    by oldmouldy
  • Discussion

    hidden pin problem during importing from Pspice into Orcad Locked

    15518 views
    1 reply
    Latest over 10 years ago
    by oldmouldy
  • Discussion

    Hierarchical Schematic not printing all pages Locked

    20856 views
    2 replies
    Latest over 10 years ago
    by BrianTMcKee
  • Discussion

    SI analysis using ORCAD 2015 Locked

    13611 views
    0 replies
    Started over 10 years ago
    by C Shiva
  • Discussion

    SKILL to select a net

    14264 views
    1 reply
    Latest over 10 years ago
    by B Bruekers
  • Discussion

    How to make axlUIWSetParent() work?

    13489 views
    0 replies
    Started over 10 years ago
    by stillFish00
  • Discussion

    DRC not flagging line to hole clearance violation Locked

    14762 views
    2 replies
    Latest over 10 years ago
    by Allan M
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information