• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    How to replicate AntPat_EF option in the Output File menu with an EM structure and selecting an excitation subcircuit for the EM structure 0

    2281 views
    4 replies
    Latest over 1 year ago
    by CurtisAWR
  • Discussion

    Y-axis units and labels when plotting from ADE Locked

    3472 views
    2 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Back and forward history buttons in Schematic Editor clearing probed nets? Locked

    3097 views
    2 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Answered

    Looking for basic example of TCL commands in System Capture such as adding a component, adding a wire to a pin, adding a netname to the wire, etc 0

    5156 views
    3 replies
    Latest over 1 year ago
    by CadAP
  • Not Answered

    Leakage Current 0

    2725 views
    1 reply
    Latest over 1 year ago
    by jillashiva
  • Suggested Answer

    pcb db doctor 0

    13912 views
    12 replies
    Latest over 1 year ago
    by John T
  • Suggested Answer

    How Can I use skill make_axlPadStackPad to create a Rounded Rectangle pad 0

    3097 views
    1 reply
    Latest over 1 year ago
    by CM202502059246
  • Discussion

    How to debug a pcell on PCELL IDE Locked

    3583 views
    2 replies
    Latest over 1 year ago
    by dakuang01
  • Discussion

    OrCAD Tip of the Week: Sync changes across hierarchy

    7508 views
    1 reply
    Latest over 1 year ago
    by Adam
  • Discussion

    Warning DB-270590: dbHasMatchPointLists is not supported on OpenAccess Locked

    3047 views
    2 replies
    Latest over 1 year ago
    by Karam Gh
  • Not Answered

    Altium Import into Allegro 17.40 Problem 0

    3970 views
    3 replies
    Latest over 1 year ago
    by luvishis
  • Answered

    Missing data in the stephdr file from ODB++ export +1

    3571 views
    2 replies
    Latest over 1 year ago
    by DavidJHutchins
  • Discussion

    2 Tone Test of a LC-VCO and LDO: Best setup to get a reliable Phase Noise simulation Locked

    5029 views
    1 reply
    Latest over 1 year ago
    by Tawna
  • Discussion

    *E,CUVUNF - Hierarchical name component lookup failed Locked

    5393 views
    4 replies
    Latest over 1 year ago
    by dasheksh
  • Discussion

    Enabling disk-space-check via .cdsinit Locked

    2664 views
    0 replies
    Started over 1 year ago
    by HoWei
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information