• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    corner expression to compute averages over temperature and supply variations in maestro Locked

    2715 views
    1 reply
    Latest 11 months ago
    by Andrew Beckett
  • Discussion

    Is there a reverse function of axlSessionRegisterCreationCallback, i.e. axlSessionUnRegisterCreationCallback ? Locked

    4092 views
    4 replies
    Latest 11 months ago
    by TKTAN1973
  • Suggested Answer

    Some net names are missing in netlist file generated in DEHDL 0

    2577 views
    1 reply
    Latest 11 months ago
    by RohitRohan
  • Discussion

    Abstract Generator Locked

    2851 views
    2 replies
    Latest 11 months ago
    by mattab
  • Answered

    How to close Form before running another procedure 0

    3161 views
    2 replies
    Latest 11 months ago
    by Dave413
  • Discussion

    Lock Files Stay When Editing Categories Locked

    3180 views
    2 replies
    Latest 11 months ago
    by jdsherman
  • Discussion

    What is the latest PAS (PDK Automation System) release? Should I use PCell IDE & Techfile IDE for Finfet development instead? Locked

    1226 views
    1 reply
    Latest 11 months ago
    by Andrew Beckett
  • Suggested Answer

    I need shortcut update all symbol part number with using part reference ? 0

    2135 views
    2 replies
    Latest 11 months ago
    by CadAP
  • Suggested Answer

    Update Package_Height_Max from Orcad Capture 0

    6307 views
    12 replies
    Latest 11 months ago
    by SL202501027531
  • Not Answered

    Issue with Signal naming in design entry HDL 0

    2396 views
    2 replies
    Latest 11 months ago
    by SIVAREDDY TI
  • Discussion

    HB tstab randomly giving bad results compared to regular transient Locked

    4194 views
    1 reply
    Latest 11 months ago
    by Tawna
  • Discussion

    How to assign VIA to a net name? Locked

    3437 views
    1 reply
    Latest 11 months ago
    by Andrew Beckett
  • Discussion

    Is there a way to auto place pins from n (Top_level) to n-1 (Top_level-1)? Locked

    3020 views
    1 reply
    Latest 11 months ago
    by RobMan
  • Not Answered

    Importing Netlist into Cadence AWR 0

    1369 views
    1 reply
    Latest 11 months ago
    by OscPn
  • Discussion

    function for thermometric code from digital bus Locked

    4691 views
    7 replies
    Latest 11 months ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information