• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    Transfer Layout from AWR to Allegro/ Orcad 0

    2364 views
    1 reply
    Latest over 1 year ago
    by OscPn
  • Discussion

    Two suppliers for PMOS (and its bulk) Locked

    3435 views
    0 replies
    Started over 1 year ago
    by JeyJey
  • Discussion

    How to automatically select OK in a form by .scr file? Locked

    3490 views
    0 replies
    Started over 1 year ago
    by JayJung
  • Answered

    Copy / Duplicate Pages within a .DSN in Orcad Using TCL +1

    5426 views
    10 replies
    Latest over 1 year ago
    by tennywhy
  • Not Answered

    Mixed Mode S Parameters (Differential Lanes) 0

    4664 views
    3 replies
    Latest over 1 year ago
    by ENO606
  • Not Answered

    Skill.exe - Cadence(R) Design Framework II license feature of "111" 0

    1285 views
    1 reply
    Latest over 1 year ago
    by mahimag
  • Answered

    gerber (and other manufacturing) export via SKILL? 0

    2380 views
    2 replies
    Latest over 1 year ago
    by drdanmc
  • Answered

    Rotate Options Menu missing/quickly disappears +1

    2873 views
    6 replies
    Latest over 1 year ago
    by John T
  • Discussion

    How to get text displayed in a text window? Locked

    3991 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Load previous simulation results into ADE explorer Locked

    4459 views
    1 reply
    Latest over 1 year ago
    by JankoK
  • Discussion

    Unmapped points Locked

    5259 views
    0 replies
    Started over 1 year ago
    by GN20240831236
  • Discussion

    Failed to create a form in a window Locked

    4975 views
    5 replies
    Latest over 1 year ago
    by Martinsh
  • Discussion

    AMS Simulation: Use SystemVerilog module instantiating other submodules in SystemVerilog Locked

    7101 views
    4 replies
    Latest over 1 year ago
    by Mathieu Chene
  • Discussion

    Using dbCreateRect for RX layer Locked

    3964 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Plotting template kept plotting placeholder history instead of current history Locked

    3925 views
    2 replies
    Latest over 1 year ago
    by HongJian
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information