Cadence Community

Forum - Thread List

Discussion

Error in cds_srr (line 20) Locked

6213 views

1 reply

Latest over 2 years ago
by Andrew Beckett
Discussion

Inherited terminal Locked

8212 views

4 replies

Latest over 2 years ago
by Vishesh Gupta
Not Answered

Add Prefix into the current schematic 0

6184 views

3 replies

Latest over 2 years ago
by srish09
Discussion

Re-run Monte Carlo failures for Two-Step trim simulations Locked

6104 views

1 reply

Latest over 2 years ago
by TempViator
Discussion

Ability to simulate audio(.WAV) files

3439 views

0 replies

Started over 2 years ago
by AyushD
Discussion

Execute only the procedure of a program Locked

6323 views

4 replies

Latest over 2 years ago
by Mabr86
Discussion

unexpected sort behavior Locked

5563 views

2 replies

Latest over 2 years ago
by amac
Not Answered

Failure in downloading free trial of AWR Platform 0

4493 views

3 replies

Latest over 2 years ago
by OscPn
Discussion

Step-by-Step Guide to Download, Install, and Configure AWR Software Academic Trial Version

23452 views

0 replies

Started over 2 years ago
by SimTech
Discussion

FATAL (SPECTRE-20): Illegal instruction: seems something wrong addressing S-parameter Locked

7030 views

2 replies

Latest over 2 years ago
by RogerChen
Discussion

Crystal Oscillators Locked

6162 views

0 replies

Started over 2 years ago
by Youssef khaled
Discussion

How to override the default values using Verilog netlist. Locked

7380 views

4 replies

Latest over 2 years ago
by Omar Ghazal
Answered

extracting pad stack information through skill scripting 0

5328 views

5 replies

Latest over 2 years ago
by DavidJHutchins
Not Answered

Error appeared in downloading AWR platform for free trail 0

3039 views

1 reply

Latest over 2 years ago
by OscPn
Answered

Allegro Design Entry CIS 17.4 impossible to open a read-only project (worked with 17.2) +1

4082 views

2 replies

Latest over 2 years ago
by Yannick74