• Discussion

  What are tiehi and tielo cells? Locked

  23223 views
  7 replies
  Latest over 16 years ago
  by NAADHAN
• Discussion

  Clock Generation in NC-VHDL & NC-VERILOG Locked

  2645 views
  2 replies
  Latest over 16 years ago
  by murali418
• Discussion

  thru-hole pad design Locked

  18892 views
  5 replies
  Latest over 16 years ago
  by sheepdog
• Discussion

  Overwriting messages warning in RC Locked

  14262 views
  2 replies
  Latest over 16 years ago
  by shift
• Discussion

  Ordered ball array?

  16308 views
  6 replies
  Latest over 16 years ago
  by aCraig
• Discussion

  Measure DAC performance over corners Locked

  13761 views
  0 replies
  Started over 16 years ago
  by coco009
• Discussion

  ctrl annotate and finding the components in concept HDL-16.2 Locked

  18392 views
  7 replies
  Latest over 16 years ago
  by Khurana
• Discussion

  schematic/layout view interaction Locked

  3163 views
  3 replies
  Latest over 16 years ago
  by craigth
• Discussion

  How to sort pins in a particular order? Locked

  16326 views
  6 replies
  Latest over 16 years ago
  by NAADHAN
• Discussion

  What is OPC based metal fill ? Locked

  16844 views
  1 reply
  Latest over 16 years ago
  by NAADHAN
• Discussion

  Assura DRC: How to Define derived layers Locked

  16566 views
  5 replies
  Latest over 16 years ago
  by stuso
• Discussion

  how to instantiate verilog module in vhdl top level Locked

  18236 views
  1 reply
  Latest over 16 years ago
  by Hilmar
• Discussion

  command description needed Locked

  14058 views
  2 replies
  Latest over 16 years ago
  by svcadence
• Discussion

  partition flow power planning Locked

  14193 views
  2 replies
  Latest over 16 years ago
  by jgentry
• Discussion

  ORCAD AND VISTA SOLUTION Locked

  14267 views
  5 replies
  Latest over 16 years ago
  by salasidis