• Discussion

  Directed vs Random Testing Locked

  15635 views
  7 replies
  Latest over 16 years ago
  by ThinkVer
• Discussion

  downgrade to 15.7version Locked

  13426 views
  1 reply
  Latest over 16 years ago
  by KeithP
• Discussion

  permanent highlight color Locked

  13976 views
  2 replies
  Latest over 16 years ago
  by wolf
• Discussion

  doing coverage for 64 bit field in specman Locked

  14032 views
  1 reply
  Latest over 16 years ago
  by StephenH
• Discussion

  IUS 8.2 internal error Locked

  14572 views
  3 replies
  Latest over 16 years ago
  by StephenH
• Discussion

  Behavior of multiple label-pins while extraction Locked

  14808 views
  2 replies
  Latest over 16 years ago
  by flang
• Discussion

  via change & constraint error Locked

  660 views
  1 reply
  Latest over 16 years ago
  by pakistan
• Discussion

  importing FPGA design into Design Entry HDL Locked

  13219 views
  1 reply
  Latest over 16 years ago
  by redwire
• Discussion

  problem opening allegro 15.5.1 files in 16.0 Locked

  13111 views
  1 reply
  Latest over 16 years ago
  by redwire
• Discussion

  back annotate from allegro(pcb) to orcad(schematic) Locked

  7867 views
  5 replies
  Latest over 16 years ago
  by pakistan
• Discussion

  Change the threshold voltage ?? Locked

  16809 views
  3 replies
  Latest over 16 years ago
  by sience2peace
• Discussion

  Simvision Freq calc button not available Locked

  15434 views
  0 replies
  Started over 16 years ago
  by Chintanm
• Discussion

  How do I create custom strokes in Allegro Locked

  16801 views
  6 replies
  Latest over 16 years ago
  by blockst
• Discussion

  Errors while running DRC Locked

  14854 views
  3 replies
  Latest over 16 years ago
  by Austin CAD Guy
• Discussion

  ncelab: *F,INTERR: INTERNAL ERROR while running ncsc_run on a systemC & verilog design Locked

  2031 views
  3 replies
  Latest over 16 years ago
  by Mickey