• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Can university users use https://support.cadence.com website? Locked

    1132 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Equation based Sparameters Locked

    5169 views
    0 replies
    Started over 2 years ago
    by ChrisTower
  • Discussion

    Unveiling the power of PCB Design for Manufacturing checks in Allegro X and OrCAD X

    6633 views
    0 replies
    Started over 2 years ago
    by PCBTech
  • Discussion

    How to reuse device files for existing components

    6118 views
    0 replies
    Started over 2 years ago
    by PCBTech
  • Discussion

    Modeling a frequency dependent Inductor in PSpice

    4617 views
    0 replies
    Started over 2 years ago
    by DesignTech
  • Discussion

    Using extracted view with iterated instance Locked

    6271 views
    2 replies
    Latest over 2 years ago
    by Mathieu Chene
  • Discussion

    SOA checks across multiple PVT runs Locked

    9609 views
    5 replies
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    How to access the results dir of Explorer simulation/test Locked

    3371 views
    5 replies
    Latest over 2 years ago
    by marcelpreda
  • Discussion

    Creating vector variable in ADE XL to configure Verilog-A module Locked

    6018 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Any way to set a default value for the design variables in ADE explorer Locked

    5906 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Get a list of used cells from the physConfig Locked

    6279 views
    3 replies
    Latest over 2 years ago
    by RVERP
  • Discussion

    Dinamycally changing accuracy of simulator during runtime Locked

    7461 views
    3 replies
    Latest over 2 years ago
    by NewScreenName
  • Suggested Answer

    Is it correct to route connections under the component? 0

    6897 views
    2 replies
    Latest over 2 years ago
    by TCHA
  • Answered

    Multiple touch points for bond wires on a die pin +1

    8303 views
    4 replies
    Latest over 2 years ago
    by TCHA
  • Discussion

    What is Microvia Slot and how it can be added using Padstack Editor?

    5667 views
    0 replies
    Started over 2 years ago
    by PCBTech
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information