• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    DC convergence problem with Basic ring amplifier Locked

    1714 views
    2 replies
    Latest 3 months ago
    by SC202503236954
  • Discussion

    Sorting variables by name alphanumerically in Virtuoso ADE Assembler / maestro

    983 views
    1 reply
    Latest 3 months ago
    by Andrew Beckett
  • Discussion

    sweeping transistor number of fingers in a simulation

    1467 views
    2 replies
    Latest 3 months ago
    by TommasoF
  • Discussion

    Need a script to remove extra metal overhang after vias which we generally chop and delete manually

    2805 views
    1 reply
    Latest 3 months ago
    by rajeshcad
  • Discussion

    Ring oscillator separation gate delay and interconnect delay Locked

    1446 views
    0 replies
    Started 3 months ago
    by SL202509028216
  • Not Answered

    Orcad capture 22 title block auto population 0

    946 views
    2 replies
    Latest 3 months ago
    by MR20250829531
  • Discussion

    xrun: *F,SROOTE: Cannot find the Spectre installation

    789 views
    3 replies
    Latest 3 months ago
    by Andrew Beckett
  • Discussion

    use DC sweep variable to set another variable

    1163 views
    2 replies
    Latest 3 months ago
    by Darrell L
  • Discussion

    Attach load to a pin for AMS verification Locked

    1146 views
    0 replies
    Started 3 months ago
    by PedroC
  • Discussion

    Code coverage syntax for scripting tcl exclusion file

    1847 views
    1 reply
    Latest 3 months ago
    by StephenH
  • Discussion

    automate cadence design to avoid time consuming steps for simulation using python subprocess module.

    934 views
    0 replies
    Started 3 months ago
    by AP202507218251
  • Discussion

    ERROR (NVN-13010): Cell rupolym is not defined while running Pegasus LVS

    1369 views
    3 replies
    Latest 3 months ago
    by Andrew Beckett
  • Discussion

    CAF Resistance and SIR Testing: Preventing Hidden PCB Failures Through Smarter Design & Process Control

    2755 views
    4 replies
    Latest 3 months ago
    by KD202502275710
  • Discussion

    Community ideas

    1041 views
    2 replies
    Latest 3 months ago
    by KD202502275710
  • Not Answered

    Dynamically update/reload the CIS Configuration in a running OrCAD Instance 0

    947 views
    2 replies
    Latest 3 months ago
    by KD202502275710
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information