• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    DAC Verification (ENOB, SFDR, DNL, INL, THD measure) Locked

    14281 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    how to convert a "waveform object" into an "array" or "list" to iterate over each point? Locked

    4556 views
    2 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Not Answered

    PNR command 0

    9589 views
    0 replies
    Started over 3 years ago
    by AnithaShrey211
  • Not Answered

    What's New in Celsius Thermal Solver 2022.1 – #1 Viscoelastic Material Properties 0

    1246 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    Search a cell hierarchically in Layout and Go EIP or descend Locked

    9809 views
    3 replies
    Latest over 3 years ago
    by RK56
  • Discussion

    Error while simulating a project on ADE(XL) Locked

    14802 views
    6 replies
    Latest over 3 years ago
    by XiongliangLai
  • Discussion

    How to know whether we have the valid license of Xcelium Locked

    11653 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Not Answered

    How to disable cross-probing in PCB designer professional / standard ? 0

    11412 views
    2 replies
    Latest over 3 years ago
    by nutron
  • Discussion

    Exporting statistical corner to different test of the same circuit Locked

    10229 views
    2 replies
    Latest over 3 years ago
    by Senan
  • Discussion

    Save Assembler output setup to csv with "Description" column? Locked

    2540 views
    5 replies
    Latest over 3 years ago
    by StephanWeber
  • Discussion

    Field to display all nets in layout and filter as I type Locked

    10753 views
    4 replies
    Latest over 3 years ago
    by AurelBuche
  • Discussion

    Remote-Host Simulation in ADE-L (or ADE Assembler) Does Not End Locked

    10665 views
    1 reply
    Latest over 3 years ago
    by DrSeo
  • Suggested Answer

    Listing DRA names in file directory 0

    9724 views
    2 replies
    Latest over 3 years ago
    by vimaldevlpr
  • Discussion

    Convert a bunch of analog waveform into integer value Locked

    11199 views
    1 reply
    Latest over 3 years ago
    by delgsy
  • Discussion

    How to run simulations in Explorer/Assembler starting from a netlist? Locked

    5761 views
    8 replies
    Latest over 3 years ago
    by FormerMember
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information