• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Any analogue or mixed signal Cadence FinFet layouts to share? Locked

    1532 views
    0 replies
    Started 6 months ago
    by hesaliveJim
  • Answered

    Pointwise Grid Solve Feature 0

    2485 views
    3 replies
    Latest 6 months ago
    by Claudio M Pita
  • Discussion

    verilog Syntax errors not highlighted in text editor Locked

    3160 views
    6 replies
    Latest 6 months ago
    by JavierC
  • Discussion

    How to manage block-level and top-level SDC constraints? Locked

    3276 views
    0 replies
    Started 6 months ago
    by MichR
  • Suggested Answer

    Junction Dots - Why are they unfilled in PDF? How to fix? 0

    1138 views
    1 reply
    Latest 6 months ago
    by rg13
  • Answered

    How to properly move a part between OLBs with TCL? 0

    5768 views
    11 replies
    Latest 6 months ago
    by andakConsultingLtd
  • Not Answered

    Examples for VNCOR2 0

    1680 views
    1 reply
    Latest 6 months ago
    by CurtisAWR
  • Discussion

    Loading *WARNING* Connection to MACHINE failed. Connection refused Locked

    2046 views
    4 replies
    Latest 6 months ago
    by hesaliveJim
  • Suggested Answer

    MANUFACTURING/SHAPE PROBLEMS circle meaning ? 0

    2182 views
    3 replies
    Latest 6 months ago
    by DavidJHutchins
  • Discussion

    Any major difference between Cadence Advanced Node GPDK v1.0 and v1.1 release? Locked

    1794 views
    1 reply
    Latest 6 months ago
    by hesaliveJim
  • Not Answered

    Why does the command extracta -version return the result of extracta -versionLong? 0

    877 views
    4 replies
    Latest 6 months ago
    by ANSYS
  • Discussion

    Hybrid PCB Stackups: Why they matter and how to get them right - Part 2

    338 views
    0 replies
    Started 6 months ago
    by Gowtham P
  • Answered

    skill for align via to pin when overlap 0

    3299 views
    6 replies
    Latest 6 months ago
    by Hoangkhoipcb
  • Suggested Answer

    Issues With Uploading Files to Libraries in My Workspace 0

    1736 views
    1 reply
    Latest 6 months ago
    by msenick
  • Answered

    Function iterator optimization 0

    3159 views
    6 replies
    Latest 6 months ago
    by PatEscher
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information