• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to report running time of simulation in adexl? Locked

    9443 views
    1 reply
    Latest over 4 years ago
    by Holz
  • Discussion

    Finding Un even Shapes

    9641 views
    2 replies
    Latest over 4 years ago
    by vimaldevlpr
  • Discussion

    How do I iterate through all component instances and switch to the ALT_FOOTPRINT?

    4965 views
    1 reply
    Latest over 4 years ago
    by eDave
  • Discussion

    how to merge coverage for each instances of the agents Locked

    16738 views
    6 replies
    Latest over 4 years ago
    by mukukr
  • Discussion

    Pspice model of memrister running in Virtuoso Locked

    14452 views
    6 replies
    Latest over 4 years ago
    by Ranjan Yadav
  • Discussion

    Re: prevent string choices of verilogA from splitting into two lines Locked

    10658 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Xvfb installation error Locked

    12541 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Failed to get the manufacturing grid after stream in Locked

    11290 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Launch footprint editor from Capture or PCB Editor? Locked

    10838 views
    1 reply
    Latest over 4 years ago
    by excellon1
  • Discussion

    Purging duplicate vias in pcb editor Locked

    12845 views
    2 replies
    Latest over 4 years ago
    by RFinley
  • Discussion

    Migration from UVM1.1 to UVM1.2: Problems with Register Viewer + Warnings Locked

    18367 views
    3 replies
    Latest over 4 years ago
    by rkaur9
  • Discussion

    Reading simulation time to a variable Locked

    21309 views
    17 replies
    Latest over 4 years ago
    by Pedro Cardoso
  • Discussion

    How to merge or hide the metal line from same metal layer in layout? Locked

    11557 views
    1 reply
    Latest over 4 years ago
    by Alex Soyer
  • Discussion

    decompose a component Locked

    12500 views
    4 replies
    Latest over 4 years ago
    by myil17
  • Discussion

    Is there a procedure to copy pins from instance inside layout pcell to the pcell? Locked

    12313 views
    4 replies
    Latest over 4 years ago
    by Sheppie
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information