• Discussion

  Creating Context file Locked

  2984 views
  4 replies
  Latest 7 months ago
  by shobha
• Discussion

  adexl's "Run Simulation" always hidden when first open Locked

  775 views
  3 replies
  Latest 7 months ago
  by dogman4
• Discussion

  Function to Detect Minimum Pulse Width Locked

  2150 views
  1 reply
  Latest 7 months ago
  by Kevin T Buck
• Discussion

  How to Assign a Hotkey for "Temp Group" in Allegro Using ENV File?

  682 views
  1 reply
  Latest 8 months ago
  by AsbjornEdvalds
• Discussion

  From Schematic to Simulation- spot the correct method !

  1288 views
  0 replies
  Started 8 months ago
  by PCBTech
• Answered

  adding connect with different angled clines 0

  2342 views
  2 replies
  Latest 8 months ago
  by masamasa
• Not Answered

  Updating Wire Alias Name as Schematic and Flat Netname 0

  1510 views
  3 replies
  Latest 8 months ago
  by CadAP
• Not Answered

  Export from SysCap to layout 0

  1151 views
  1 reply
  Latest 8 months ago
  by Elecguy
• Discussion

  Problem with Liberate and Verilog-A Model Locked

  2927 views
  2 replies
  Latest 8 months ago
  by FM202408077836
• Not Answered

  Start Analysis button does nothing 0

  2499 views
  3 replies
  Latest 8 months ago
  by oldmouldy
• Not Answered

  I want to generate the Pin Pair for the netclass using one net 0

  1234 views
  2 replies
  Latest 8 months ago
  by RagavanT
• Discussion

  Synthesizing Specific Gates in Cadence Genus Locked

  4552 views
  2 replies
  Latest 8 months ago
  by SR202412023415
• Not Answered

  Place Replicate?? Moving circuits from top layer to bottom layer. 0

  1140 views
  1 reply
  Latest 8 months ago
  by DG202504226528
• Answered

  Boxes on Power Nets 0

  1433 views
  1 reply
  Latest 8 months ago
  by mahimag
• Discussion

  How to see the footprint preview in CIS Explorer?

  4832 views
  4 replies
  Latest 8 months ago
  by JB202506127449