• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    ROM design Locked

    12093 views
    0 replies
    Started over 4 years ago
    by ASHA PON
  • Discussion

    Skill code for identifying all paths in the design Locked

    15840 views
    11 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Why the pulses are not correctly plotted? Locked

    13148 views
    3 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    Training program Locked

    15881 views
    13 replies
    Latest over 4 years ago
    by KhanAmir
  • Discussion

    PCB Design YOUTUBE Channel for Practical Demo Locked

    11582 views
    1 reply
    Latest over 4 years ago
    by CadAce2K
  • Discussion

    change footprint without orcad capture schematic

    13196 views
    4 replies
    Latest over 4 years ago
    by CadAce2K
  • Discussion

    17.20 (Electrically Connected) Mounting holes displayed in 3D as boxes or barrels - Reviving old thread...

    2112 views
    3 replies
    Latest over 4 years ago
    by steve
  • Discussion

    How to make an ideal diode model for diode from analogLib? Locked

    39890 views
    8 replies
    Latest over 4 years ago
    by KhanAmir
  • Discussion

    Please, how to create a peelable mask layer?

    11961 views
    2 replies
    Latest over 4 years ago
    by Andy123UK
  • Discussion

    auto routing maximum layer

    12379 views
    4 replies
    Latest over 4 years ago
    by ichliebedich
  • Discussion

    Static Dummy net name auto assign respect to IC pin net name Locked

    11652 views
    1 reply
    Latest over 4 years ago
    by masamasa
  • Discussion

    sigrity speedem simulator animation Locked

    11011 views
    0 replies
    Started over 4 years ago
    by twopoint2k
  • Discussion

    parasitic extraction question on sub-blocks using top-level RCE Locked

    16618 views
    11 replies
    Latest over 4 years ago
    by MaximX
  • Discussion

    Replace via array with one large via rectangle per instance Locked

    13786 views
    3 replies
    Latest over 4 years ago
    by socratic
  • Discussion

    Cadence Support Login is busted. Login-issues point-of-contact is broken email-link. Locked

    14754 views
    4 replies
    Latest over 4 years ago
    by Frank Wiedmann
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information