• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Why don't PAE vs PT (Total Power) measurements agree? Locked

    3491 views
    4 replies
    Latest over 5 years ago
    by FormerMember
  • Discussion

    How to export top schematic + all sub schematics? Locked

    18732 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    How to? Blocking call to sevRun (or similar) Locked

    14433 views
    3 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Dynamic Display load a configuration through SKill Locked

    13120 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    ERROR in AMS simulation : "expecting a valid compiler directive [16(IEEE)]" Locked

    2208 views
    2 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Montecarlo and XPS MS Locked

    12467 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    IBIS model from Virtuoso Locked

    17318 views
    7 replies
    Latest over 5 years ago
    by bdjones1
  • Discussion

    Views background color. Orcad PCB Designer 17.4-S012

    19857 views
    14 replies
    Latest over 5 years ago
    by JuriV
  • Discussion

    Distinguish same cell coming from 2 different sources Locked

    12442 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Rise & fall time of a periodic signal Locked

    10697 views
    19 replies
    Latest over 5 years ago
    by sidm
  • Discussion

    Mismatch simulation in Monte Carlo Locked

    18311 views
    3 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    deepprobe node name for extracted netlist Locked

    21330 views
    7 replies
    Latest over 5 years ago
    by Karev11
  • Discussion

    CTS DRV OPT Issue Locked

    12835 views
    0 replies
    Started over 5 years ago
    by bshaik
  • Discussion

    SpiceIn fails for existing symbol with bus pins Locked

    6896 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    VIVA Function for Getting X and Y axis Values of Viewable Area Locked

    14136 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information