• Discussion

  Crefer data is not visible on schematic page Locked

  14311 views
  1 reply
  Latest over 5 years ago
  by SethW
• Discussion

  Simulating MOS Varactor Locked

  23050 views
  4 replies
  Latest over 5 years ago
  by wgtkan
• Discussion

  Issue when exporting the Innovus layout to Virtuoso Locked

  17312 views
  0 replies
  Started over 5 years ago
  by OrangeHalo
• Discussion

  Ask User to click on a form Locked

  17362 views
  9 replies
  Latest over 5 years ago
  by Andrew Beckett
• Discussion

  How do we extract a full path design from Scoreboard when there is a `uvm_error? Locked

  17502 views
  3 replies
  Latest over 5 years ago
  by StephenH
• Discussion

  xmvhdl_p: *F,DLUNNE: Can't find STANDARD at /tools/cadence/installs/XCELIUM1803/tools/inca/files/STD. error while compiling a VHD file Locked

  7060 views
  1 reply
  Latest over 5 years ago
  by StephenH
• Not Answered

  Allegro design entry DHL, pin swaps , export without exporting constraints, back annotate. 0

  14691 views
  4 replies
  Latest over 5 years ago
  by Addison87
• Discussion

  VIVA Plots across many Points Locked

  19286 views
  6 replies
  Latest over 5 years ago
  by LukeAndrew
• Discussion

  Ugly icons (17.4) - can they be changed?

  11323 views
  13 replies
  Latest over 5 years ago
  by OC71
• Discussion

  What causes BoardOutline/Cutouts to not show in the 3D canvas?

  3671 views
  4 replies
  Latest over 5 years ago
  by RFinley
• Discussion

  How to recover layout and schematic data Locked

  20475 views
  6 replies
  Latest over 5 years ago
  by Andrew Beckett
• Discussion

  Cadence License Server Host Id Locked

  25566 views
  3 replies
  Latest over 5 years ago
  by Andrew Beckett
• Discussion

  Change Lib Manager Background Locked

  14669 views
  2 replies
  Latest over 5 years ago
  by VSrid
• Discussion

  Using pre-defined constants in ADE-L (Analog expressions) Locked

  15961 views
  2 replies
  Latest over 5 years ago
  by mmVivek
• Discussion

  How can I monitor the terminal voltages all transistors in a transient simulation? Locked

  14457 views
  1 reply
  Latest over 5 years ago
  by Frank Wiedmann