• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    Creating more than 1 model for diode +1

    2490 views
    2 replies
    Latest 11 months ago
    by AK202506189415
  • Discussion

    how to check long parallel long running traces in dual strip line layers in allegro 17X

    2467 views
    1 reply
    Latest 11 months ago
    by Andrew Beckett
  • Discussion

    How to make sure the subcircuit is defined? Locked

    3787 views
    3 replies
    Latest 11 months ago
    by Andrew Beckett
  • Suggested Answer

    Library Builder 24.1 - Dark Mode 0

    868 views
    2 replies
    Latest 11 months ago
    by JuanCR
  • Discussion

    Look for matches between 2 lists Locked

    2863 views
    2 replies
    Latest 11 months ago
    by Andrew Beckett
  • Discussion

    Tracing Gates to RTL Modules and Line Numbers in Flattened Netlist with Genus Locked

    3464 views
    0 replies
    Started 11 months ago
    by SR202412023415
  • Discussion

    Scripting in Simvision Locked

    3646 views
    2 replies
    Latest 11 months ago
    by PedroC
  • Discussion

    maestro' test name not updated Locked

    1223 views
    4 replies
    Latest 11 months ago
    by dogman4
  • Discussion

    is there a skill function that can switch DESIGN in maestro Locked

    2730 views
    2 replies
    Latest 11 months ago
    by dogman4
  • Answered

    Capture vs PCB Editor: Pin number mismatch Error message 0

    11706 views
    12 replies
    Latest 11 months ago
    by JS202408156358
  • Not Answered

    Make Power pin as No Connect 0

    1209 views
    2 replies
    Latest 11 months ago
    by avant
  • Discussion

    Compare 2 Time/Date values to determine which is older. Locked

    1065 views
    3 replies
    Latest 11 months ago
    by vtboy51
  • Discussion

    python script which can connect with virtuoso Locked

    2306 views
    0 replies
    Started 11 months ago
    by AG20250626213
  • Not Answered

    ODB++ Output places components on wrong side 0

    5117 views
    3 replies
    Latest 11 months ago
    by wilef
  • Not Answered

    conductor length report 0

    2879 views
    2 replies
    Latest 11 months ago
    by masamasa
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information