• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    captab simulation problem Locked

    20884 views
    6 replies
    Latest over 6 years ago
    by yefJ
  • Discussion

    Installation procedure of cadence virtuoso + MMSIM + assura on centos Locked

    18911 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    PSpice to Spectre "translator" Locked

    1883 views
    2 replies
    Latest over 6 years ago
    by FFerreira
  • Discussion

    help - skill code for goto xy coordinate Locked

    18782 views
    23 replies
    Latest over 6 years ago
    by Karthik Punna
  • Discussion

    Send dc match results to the outputs Locked

    18572 views
    4 replies
    Latest over 6 years ago
    by unSkilled
  • Discussion

    PVS rule file syntax check Locked

    15640 views
    2 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    How to add a new additional pin in a already existing symbol in allegro part developer? Locked

    13595 views
    0 replies
    Started over 6 years ago
    by anucheruvx
  • Discussion

    SKILL code to determine if two points are connected in layout Locked

    15628 views
    2 replies
    Latest over 6 years ago
    by chenyanw
  • Discussion

    Where do I modify sheet resistance values for layout when running Assura LVS ? Locked

    16196 views
    3 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Standard cell Import issue (spice to schematic) using Spice In import Locked

    16825 views
    2 replies
    Latest over 6 years ago
    by isazulkc
  • Discussion

    xmelab: *E,CUVDNF (./netlist.vams,1748|8): Could not determine discipline for this expression Locked

    5976 views
    3 replies
    Latest over 6 years ago
    by TAM1
  • Discussion

    Setup text editor for Library Manager Locked

    17206 views
    4 replies
    Latest over 6 years ago
    by pyohayo
  • Discussion

    Incorrect netlist of a circuit containing multibit instances from the analogLib (IC6.1.8) Locked

    15873 views
    3 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    The checks/Asserts in the ADE XL Locked

    2715 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Create couple of layer combo box Locked

    15345 views
    4 replies
    Latest over 6 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information