• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Signal names in traces or pins Locked

    14916 views
    2 replies
    Latest over 7 years ago
    by TiBo
  • Discussion

    Retaining Pcell information and library reference after streaming In Locked

    1234 views
    2 replies
    Latest over 7 years ago
    by FormerMember
  • Discussion

    17.20: Unable to check out Capture after applying HotFix 048 - Anyone else with this problem? Locked

    892 views
    1 reply
    Latest over 7 years ago
    by UlfK
  • Discussion

    ODB++ Missing Pads Locked

    14306 views
    1 reply
    Latest over 7 years ago
    by eDave
  • Discussion

    Computer specifications for Cadence Virtuoso Locked

    22619 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    change waveform line thickness with bindkey in ViVa Locked

    15942 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    How to load in a Model Group file (.sdb) either in SKILL or with a .cdsinit command Locked

    3618 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Retaining Pcell and Via Library Reference while Streaming in the GDS Locked

    922 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    hierarchy info for each fet in the design Locked

    14294 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    DRC Locked

    13563 views
    1 reply
    Latest over 7 years ago
    by Alok Tripathi
  • Discussion

    get the bBox of lower level cells in layout Locked

    16533 views
    1 reply
    Latest over 7 years ago
    by dmay
  • Discussion

    black-boxing using "-bbox" in Jasper Locked

    2951 views
    0 replies
    Started over 7 years ago
    by w458
  • Discussion

    running aging simulation with different bias voltage and temp over time Locked

    15157 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Get coloring Engine status Locked

    14178 views
    1 reply
    Latest over 7 years ago
    by skillUser
  • Discussion

    Schematic Pcell : internal node probing Locked

    15980 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information