• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How can I view the jrl file as I edit? Locked

    16975 views
    3 replies
    Latest over 15 years ago
    by Myles
  • Discussion

    How to write skill to change library access permissions Locked

    16838 views
    6 replies
    Latest over 15 years ago
    by archive
  • Discussion

    assigning to ocean script variable result of c-shell command. Locked

    15400 views
    4 replies
    Latest over 15 years ago
    by skillUser
  • Discussion

    SKILL to create BUS Locked

    17550 views
    5 replies
    Latest over 15 years ago
    by skillUser
  • Discussion

    problem with dbFindProp()....? Locked

    14774 views
    3 replies
    Latest over 15 years ago
    by Prabhu The ICL
  • Discussion

    Notes for pcb manufacturing Locked

    13514 views
    2 replies
    Latest over 15 years ago
    by Carvey
  • Discussion

    how to run the simulaiton for 1 ns step interval ..? Locked

    15196 views
    5 replies
    Latest over 15 years ago
    by Sunil Kumar K
  • Discussion

    Text output on Cadence Composer Locked

    14300 views
    4 replies
    Latest over 15 years ago
    by Andrew Beckett
  • Discussion

    creating a matrix of instances in verilog-A Locked

    17217 views
    2 replies
    Latest over 15 years ago
    by Andrew Beckett
  • Discussion

    Pin names Locked

    11115 views
    7 replies
    Latest over 15 years ago
    by Andrew Beckett
  • Discussion

    ANF files Locked

    16680 views
    6 replies
    Latest over 15 years ago
    by Charlie Davies
  • Discussion

    LvsIgnore Properties Locked

    32445 views
    12 replies
    Latest over 15 years ago
    by frogconsultant
  • Discussion

    How to implement this equation in VerilogA Locked

    16533 views
    4 replies
    Latest over 15 years ago
    by Andrew Beckett
  • Discussion

    short circuit a port Locked

    14313 views
    1 reply
    Latest over 15 years ago
    by Andrew Beckett
  • Discussion

    Refining Cell Placement at Routing Stage Locked

    22570 views
    17 replies
    Latest over 15 years ago
    by mrheavy
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information