• Discussion

  First Encounter - Multithreading Locked

  873 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  Dynamic Shapes -SPB 16.0 Locked

  760 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  Measures taken when signal crosses splits Locked

  14874 views
  8 replies
  Latest over 18 years ago
  by archive
• Discussion

  Tip of the Week: Clean up your FFT simulations Locked

  14079 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  bsim3v3 model Locked

  13585 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  2-dim. array of record-typed generics Locked

  13746 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  SystemVerilog DPI in NCSim? Locked

  25749 views
  13 replies
  Latest over 18 years ago
  by archive
• Discussion

  Ocean GUI frontend Locked

  15411 views
  7 replies
  Latest over 18 years ago
  by archive
• Discussion

  how to avoid this problem? Locked

  14396 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  setting rc constraints Locked

  13101 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  creating text cellview Locked

  14799 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  eVC AHB: use of get_first_address() Locked

  15507 views
  6 replies
  Latest over 18 years ago
  by archive
• Discussion

  static and dynamic (power + IR) analysis Locked

  14907 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  Protel (AD6) to Allegro Locked

  12944 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Error saying "Direction of module port... is not defined" bit blasted verilog netlist Locked

  6245 views
  0 replies
  Started over 18 years ago
  by archive