• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    Can LiveDoc export a PDF in color? I can't find any settings for it. My LiveDoc export contains blue and black for colors, but all the rest of the colors aren't coming through. 0

    661 views
    1 reply
    Latest 4 months ago
    by vidhyaparameswari
  • Suggested Answer

    Measurement Syntax - Failing Simulation 0

    1281 views
    3 replies
    Latest 4 months ago
    by IshaS
  • Discussion

    Query regarding Virtuoso EMX tool

    1963 views
    4 replies
    Latest 4 months ago
    by VLSI lab IITB
  • Not Answered

    How to import PSpice for TI library in Capture 24.1 0

    998 views
    1 reply
    Latest 4 months ago
    by GM202501062717
  • Suggested Answer

    Broadside coupled differential pair, possible in Allegro? 0

    1760 views
    3 replies
    Latest 4 months ago
    by bdc66a938f164d
  • Suggested Answer

    Issue with function @key parameters 0

    827 views
    2 replies
    Latest 4 months ago
    by Hoangkhoipcb
  • Discussion

    IC Packagers: Optimizing the connectivity between die escape routing and BGA balls made easy in Integrity System Planner

    1440 views
    0 replies
    Started 4 months ago
    by JFLepere
  • Discussion

    about cadence virtuoso guidance manual problem

    1798 views
    3 replies
    Latest 4 months ago
    by JJ202503031042
  • Suggested Answer

    When is the next hotfix for 25 coming out? Presto and the legacy tool are super buggy since 25... even more so :( 0

    1362 views
    1 reply
    Latest 4 months ago
    by Elecguy
  • Discussion

    Programmable voltage/current sources Locked

    564 views
    0 replies
    Started 4 months ago
    by LostBoy
  • Discussion

    Creating Assura DRC rule to check that sep of 2 layers is exactly 2 different values

    1126 views
    0 replies
    Started 4 months ago
    by Miguel V
  • Discussion

    LVS Warning: “Unattached port label” for PLUS/MINUS on layer ind11_text — can’t locate device

    1368 views
    3 replies
    Latest 4 months ago
    by RobMan
  • Discussion

    Dual Core Oscillator Open Loop

    1038 views
    0 replies
    Started 4 months ago
    by IS20250922772
  • Discussion

    Assembler: possible to disable automatic evaluation of output expressions?

    1282 views
    1 reply
    Latest 4 months ago
    by Andrew Beckett
  • Discussion

    Assembler: possible to force inclusion of model file(s) at the very beginning of netlist?

    957 views
    3 replies
    Latest 4 months ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information