• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Clarity 3D Model Extraction Flow for Rigid-flex Designs

    6514 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    How to read a NDL netlist ?which tool generates NDL netlist?how to read a EDIF netlist?which tool generates EDIF netlist? Locked

    4304 views
    6 replies
    Latest over 3 years ago
    by Arunpandiyan Anbarasu
  • Discussion

    How to use SKILL Lint to program efficiently

    4654 views
    0 replies
    Started over 3 years ago
    by PCBTech
  • Discussion

    What is the phase relation between Spectre PSS one period waveform and the corresponding PAC analysis Locked

    8954 views
    2 replies
    Latest over 3 years ago
    by RFStuff
  • Discussion

    Updated PDK Vth Delta Locked

    8569 views
    1 reply
    Latest over 3 years ago
    by ShawnLogan
  • Discussion

    Simultaneous Variables Sweep from Data Files Locked

    7545 views
    0 replies
    Started over 3 years ago
    by illaoi
  • Discussion

    Monte Carlo Sampling Method Locked

    16354 views
    4 replies
    Latest over 3 years ago
    by illaoi
  • Not Answered

    View "browse pins present on parts" with no entries 0

    1878 views
    3 replies
    Latest over 3 years ago
    by eddo
  • Not Answered

    Do you include pins in Dfa_Bound_Top? 0

    8080 views
    1 reply
    Latest over 3 years ago
    by DavidJHutchins
  • Discussion

    Allegro - Tip of the Week: Read-only variables

    2740 views
    2 replies
    Latest over 3 years ago
    by PCBTech
  • Discussion

    Layout XL connectivity reducing LVS time Locked

    9373 views
    3 replies
    Latest over 3 years ago
    by Alex Soyer
  • Discussion

    Jaspergold 2021 gets stuck after 'analyze command' Locked

    3318 views
    1 reply
    Latest over 3 years ago
    by StephenH
  • Discussion

    How to complie UVM with NCVLOG Locked

    11193 views
    1 reply
    Latest over 3 years ago
    by StephenH
  • Discussion

    [Doubt when initializing memory in netlist file] Locked

    10032 views
    1 reply
    Latest over 3 years ago
    by StephenH
  • Discussion

    Copying layout from one view to the other with the connectivity information intact Locked

    12227 views
    1 reply
    Latest over 3 years ago
    by Alex Soyer
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information