• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    How to ignore the pin number & same pin name rule check while creating netlist ? 0

    3640 views
    4 replies
    Latest over 3 years ago
    by FrancoTsai
  • Discussion

    Transformer Model Using EMX Locked

    12531 views
    3 replies
    Latest over 3 years ago
    by Tawna
  • Not Answered

    Is there any way to hide the name of a pin without disabling all the names? 0

    7843 views
    2 replies
    Latest over 3 years ago
    by asdfafasfaf
  • Discussion

    Load pull for differential circuit Locked

    9427 views
    1 reply
    Latest over 3 years ago
    by ShawnLogan
  • Discussion

    Viva slow plotting speed. Locked

    9514 views
    2 replies
    Latest over 3 years ago
    by ShawnLogan
  • Discussion

    Voltus-Fi batch command simulator option missing error Locked

    8560 views
    1 reply
    Latest over 3 years ago
    by Alan Saldanha
  • Discussion

    How to transfer trained an artificial neural network to Verilog-A Locked

    9477 views
    0 replies
    Started over 3 years ago
    by CJL
  • Discussion

    ADC TEST Locked

    9260 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Diode inquiry Locked

    17524 views
    9 replies
    Latest over 3 years ago
    by Quinlan Reese
  • Discussion

    Veriloga Convergence Issues with DFF Locked

    12760 views
    5 replies
    Latest over 3 years ago
    by greywanderer
  • Discussion

    Transient Noise Simulation gives the same transient results even though the noise spectrum of the noise sources are different. Locked

    11087 views
    2 replies
    Latest over 3 years ago
    by ShawnLogan
  • Discussion

    How to make use of the symbol_noconn for dangling verilog bus ports without shorting them ? Locked

    8875 views
    2 replies
    Latest over 3 years ago
    by Emulator
  • Discussion

    How to include a folder of modelfiles in Assembler/Maestro ? Locked

    1138 views
    0 replies
    Started over 3 years ago
    by HoWei
  • Discussion

    Rename net without label or pin Locked

    9657 views
    2 replies
    Latest over 3 years ago
    by Pfeiler
  • Not Answered

    Coverlay mask 0

    9387 views
    1 reply
    Latest over 3 years ago
    by PurdueMark
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information