• Discussion

  DRC Violations due to Macro Placement and Power Straps in Innovus Stylus Flow Locked

  3435 views
  0 replies
  Started 7 months ago
  by XL202501136611
• Answered

  Allegro issue 17.4 +1

  2902 views
  5 replies
  Latest 7 months ago
  by John T
• Discussion

  How to expand (uncollapse) waveforms (before saving them in Viva) Locked

  2020 views
  2 replies
  Latest 7 months ago
  by leok
• Discussion

  How to load viaGetViaOptions Function inside PCELL Locked

  2219 views
  4 replies
  Latest 7 months ago
  by Andrew Beckett
• Answered

  Allegro 16.6 Setup files +1

  1960 views
  1 reply
  Latest 7 months ago
  by vidhyaparameswari
• Discussion

  White phase noise in VCO decays with frequency – not flat as expected Locked

  3052 views
  1 reply
  Latest 7 months ago
  by Andrew Beckett
• Discussion

  Same net shape to via spacing when a via edge touches the shape: how to set the shape to void the via edge?

  13692 views
  10 replies
  Latest 7 months ago
  by avant
• Answered

  Changing gap for routed diff pairs 0

  5331 views
  8 replies
  Latest 7 months ago
  by avant
• Discussion

  Any analogue or mixed signal Cadence FinFet layouts to share? Locked

  1678 views
  0 replies
  Started 7 months ago
  by hesaliveJim
• Answered

  Pointwise Grid Solve Feature 0

  2623 views
  3 replies
  Latest 7 months ago
  by Claudio M Pita
• Discussion

  verilog Syntax errors not highlighted in text editor Locked

  3444 views
  6 replies
  Latest 7 months ago
  by JavierC
• Discussion

  How to manage block-level and top-level SDC constraints? Locked

  3542 views
  0 replies
  Started 7 months ago
  by MichR
• Suggested Answer

  Junction Dots - Why are they unfilled in PDF? How to fix? 0

  1188 views
  1 reply
  Latest 7 months ago
  by rg13
• Answered

  How to properly move a part between OLBs with TCL? 0

  5969 views
  11 replies
  Latest 7 months ago
  by andakConsultingLtd
• Not Answered

  Examples for VNCOR2 0

  1731 views
  1 reply
  Latest 7 months ago
  by CurtisAWR