• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    Does AWR have a tool that automatically converts lumped element inductor to transmission line? 0

    4066 views
    5 replies
    Latest 8 months ago
    by OscPn
  • Suggested Answer

    How to fix this power plane discrepancy when exporting odb++ from brd 0

    3525 views
    9 replies
    Latest 8 months ago
    by EA202507041851
  • Discussion

    Illegal argument for signal access function [4.3(AMSLRM)]. Verilog AMS error. Locked

    1401 views
    1 reply
    Latest 8 months ago
    by Saloni Chhabra
  • Suggested Answer

    Import Logic/Netlist using SKILL 0

    3212 views
    5 replies
    Latest 8 months ago
    by Hoangkhoipcb
  • Discussion

    create DSPF/SPICE cellView using SKILL Locked

    1940 views
    6 replies
    Latest 8 months ago
    by Andrew Beckett
  • Not Answered

    Issue with power planes when exporting ODB++ from BRD 0

    2285 views
    2 replies
    Latest 8 months ago
    by EA202507041851
  • Not Answered

    Via placement issues on simple DOE 0

    2086 views
    1 reply
    Latest 8 months ago
    by Elecguy
  • Not Answered

    Implementing a selection tool in SKILL (mimicking Allegro) 0

    998 views
    1 reply
    Latest 8 months ago
    by Elecguy
  • Discussion

    How to apply the instance name used in the schematic to the same mosfet in layout? Locked

    4427 views
    10 replies
    Latest 8 months ago
    by MB202506119828
  • Discussion

    Results from PSF files are out of order Locked

    2790 views
    2 replies
    Latest 8 months ago
    by Andrew Beckett
  • Discussion

    IC problem in simulation Locked

    2912 views
    3 replies
    Latest 8 months ago
    by Andrew Beckett
  • Discussion

    How can i make auto y-axis range work for each result in Corner simulation? Locked

    2330 views
    1 reply
    Latest 8 months ago
    by Andrew Beckett
  • Discussion

    How to exclude subckt ports in certain hierarchy branches? Locked

    2235 views
    1 reply
    Latest 8 months ago
    by Andrew Beckett
  • Discussion

    Veto variable permutations in Maestro Locked

    2606 views
    3 replies
    Latest 8 months ago
    by Andrew Beckett
  • Answered

    Getting all the values showing in "Name" property dropdown +1

    2629 views
    5 replies
    Latest 8 months ago
    by KD202502275710
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information