Custom IC Design

Latest Posts

Discussion

Fix "tool tip" colors in GNOME

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 6 years ago by dontpanic

2 replies • 2706 views
Discussion

how to setup connectivity between layout and schematic

Category: Custom IC Design

By Amit yadav

$usertype
•
updated over 6 years ago by skillUser

1 replies • 17204 views
Discussion

VerilogA parsing problem

Category: Custom IC Design

By StanleyN

$usertype
•
updated over 6 years ago by subramanya007

4 replies • 17641 views
Discussion

Input .csv file for ADE L simulation sampling error

Category: Custom IC Design

By BigJim

$usertype
•
updated over 6 years ago by BigJim

3 replies • 15004 views
Discussion

Calibre fails to export schematic netlist

Category: Custom IC Design

By mhawary85

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 27587 views
Discussion

is it possible to extract the subcircuit names/models and the associated pins from input.scs ?

Category: Custom IC Design

By marcelpreda

$usertype
•
updated over 6 years ago by marcelpreda

4 replies • 2892 views
Discussion

DC-DC Converter/ Feedback/ Verilog-A

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 6 years ago by nnlt

40 replies • 43102 views
Discussion

recovery

Category: Custom IC Design

By shokoufeh

$usertype
•
updated over 6 years ago by Quek

1 replies • 13716 views
Discussion

In layout window up and down arrows are not working for scrolling.. What may be the reason behind it?

Category: Custom IC Design

By Bala Sowjanya

$usertype
•
updated over 6 years ago by Quek

1 replies • 13860 views
Discussion

Viva plot colors change on every iteration during real time tuning

Category: Custom IC Design

By imad

$usertype
•
updated over 6 years ago by Dimitra Papazoglou

1 replies • 14095 views
Discussion

Spectre: TRAN results slightly differ according to which outputs are saved

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 6 years ago by dontpanic

2 replies • 14140 views
Discussion

Import Verilog

Category: Custom IC Design

By eppramod

$usertype
•
updated over 6 years ago by Quek

6 replies • 20901 views
Discussion

nested for loop and fwrite statement

Category: Custom IC Design

By SatendraMaurya

$usertype
•
updated over 6 years ago by SatendraMaurya

4 replies • 14656 views
Discussion

Cannot netlist config view of my testbench

Category: Custom IC Design

By mhkvy4

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 16586 views
Discussion

MDL Autostop Using cross and freq Functions

Category: Custom IC Design

By baltacican87

$usertype
•
updated over 6 years ago by baltacican87

2 replies • 14908 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.