Custom IC Design

Latest Posts

Discussion

Virtuoso Warning: The inline subckt definition 'ndio_3' does not contain any inline components

Category: Custom IC Design

By Teem

$usertype
•
updated over 10 years ago by Teem

5 replies • 5293 views
Discussion

Plotting X vs Y data in Ocean

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 10 years ago by RFStuff

4 replies • 14447 views
Discussion

noise contribution in a calculator expression

Category: Custom IC Design

By vamshiky

$usertype
•
updated over 10 years ago by Andrew Beckett

6 replies • 18428 views
Discussion

RC extraction problem

Category: Custom IC Design

By sainadh

$usertype
•
updated over 10 years ago by sainadh

4 replies • 15119 views
Discussion

Library Technology Manager

Category: Custom IC Design

By Arafat01

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13946 views
Discussion

Schematic Probe highlight thickness

Category: Custom IC Design

By acook

$usertype
•
updated over 10 years ago by akumar2886

18 replies • 37101 views
Discussion

CDF issues

Category: Custom IC Design

By Arafat01

$usertype
•
updated over 10 years ago by Arafat01

10 replies • 17842 views
Discussion

Swapping in DSPF netlists using the Hierarchy Editor?

Category: Custom IC Design

By ckteng

$usertype
•
updated over 10 years ago by ckteng

4 replies • 17776 views
Discussion

load .cxt file in virtuoso

Category: Custom IC Design

By Varun Gupta

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15811 views
Discussion

P-Cell installation (FreePDK45)

Category: Custom IC Design

By ahmed589

$usertype
•
updated over 10 years ago by Quek

1 replies • 17155 views
Discussion

Back to Basics

Category: Custom IC Design

By analogy

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13864 views
Discussion

ncelab: *F,TOOMTS: more than one -TIMESCALE option.

Category: Custom IC Design

By Ctree

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 3042 views
Discussion

Relxpert circuit aging simulation

Category: Custom IC Design

By pedrofausto

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14128 views
Discussion

VerilogIn import of structural/behavioral design

Category: Custom IC Design

By JohnB70

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 1339 views
Discussion

Automatically create verilog views

Category: Custom IC Design

By JohnB70

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14542 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.