Custom IC Design

Latest Posts

Discussion

Debugging slowness in expression evaluation in ADE

Category: Custom IC Design

By Naci

$usertype
•
updated over 4 years ago by Naci

3 replies • 12749 views
Discussion

DRC Error

Category: Custom IC Design

By Hossein Eslahi

$usertype
•
updated over 4 years ago by antoniadm

1 replies • 12965 views
Discussion

Saving the results of the Monte Carlo simulation with the Spectre Netlist scripting

Category: Custom IC Design

By Jafar Shamsi

$usertype
•
updated over 4 years ago by Jafar Shamsi

5 replies • 14275 views
Discussion

Displaying value in ADE Explorer Outputs without generating a plot

Category: Custom IC Design

By mikewu

$usertype
•
updated over 4 years ago by mikewu

3 replies • 15636 views
Discussion

How to save inherited pin current in ADE Assembler using AMS simulator

Category: Custom IC Design

By LukeAndrew

$usertype
•
started over 4 years ago

0 replies • 12294 views
Discussion

Delay and bandwidth calculation for analog signals in Cadence

Category: Custom IC Design

By Farnaz

$usertype
•
updated over 4 years ago by Farnaz

2 replies • 14111 views
Discussion

Using a filter model of arbitrary poles and zeros in ADE

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 13256 views
Discussion

Voltus-Fi PDB File Location

Category: Custom IC Design

By phill1127

$usertype
•
started over 4 years ago

0 replies • 11783 views
Discussion

Continuing a sim from a previous instant

Category: Custom IC Design

By mnagaraj

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11207 views
Discussion

Partial LVS check

Category: Custom IC Design

By Senan

$usertype
•
updated over 4 years ago by Senan

2 replies • 12277 views
Discussion

How can I import the model card to the Cadence?

Category: Custom IC Design

By yysunj

$usertype
•
updated over 4 years ago by yysunj

8 replies • 16485 views
Discussion

Need help with Cadence Virtuoso pop-ups display

Category: Custom IC Design

By Phong Phan

$usertype
•
updated over 4 years ago by Phong Phan

2 replies • 12955 views
Discussion

Is there a way to name matrixial instances or nets?

Category: Custom IC Design

By Johanny Saenz

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11306 views
Discussion

Need to get routing layers info from tech db

Category: Custom IC Design

By Utkarsh03

$usertype
•
updated over 4 years ago by Utkarsh03

4 replies • 13308 views
Discussion

Monte carlo simulation error (no process variations were specified in the statistics block)

Category: Custom IC Design

By Afshin Amoo

$usertype
•
updated over 4 years ago by Afshin Amoo

2 replies • 16100 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.