Custom IC Design

Latest Posts

Discussion

Modification of the Extracted files (Through Cadence tools)

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by samer1

2 replies • 14224 views
Discussion

PhysConfig: Set physical parameters when using force descend.

Category: Custom IC Design

By RVERP

$usertype
•
updated over 8 years ago by Quek

1 replies • 14325 views
Discussion

GMRES solver convergence issue during PNOISE analysis

Category: Custom IC Design

By Junyi

$usertype
•
updated over 8 years ago by Quek

1 replies • 15781 views
Discussion

Cell only in schematic but not layout

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by Quek

1 replies • 14224 views
Discussion

Tracing net through few metal layers.

Category: Custom IC Design

By GDCRA

$usertype
•
updated over 8 years ago by Quek

2 replies • 14695 views
Discussion

Loading Default setting in cds initalization

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 8 years ago by Quek

1 replies • 14487 views
Discussion

Layout Make readonly/Review Request

Category: Custom IC Design

By JackPro

$usertype
•
updated over 8 years ago by Quek

1 replies • 1028 views
Discussion

can AEL(analog Expression Language) evaluate strings?

Category: Custom IC Design

By karis86

$usertype
•
started over 8 years ago

0 replies • 1103 views
Discussion

Regarding accumulated long term jitter sim using PSS/PNOISE

Category: Custom IC Design

By SomanP

$usertype
•
started over 8 years ago

0 replies • 1403 views
Discussion

Create VIA form disappears

Category: Custom IC Design

By RaghavasimhanT

$usertype
•
updated over 8 years ago by Andrew Beckett

2 replies • 15681 views
Discussion

Custom colors for waveform viewer and net selection in Virtuoso

Category: Custom IC Design

By Aldo2

$usertype
•
updated over 8 years ago by Frank Wiedmann

1 replies • 13950 views
Discussion

How to know the most critical node that set my minimum transient time step ?

Category: Custom IC Design

By Johanny Saenz

$usertype
•
updated over 8 years ago by Frank Wiedmann

1 replies • 13707 views
Discussion

Extracted Netlist Simulation Speedup?

Category: Custom IC Design

By MMueller

$usertype
•
updated over 8 years ago by Andrew Beckett

2 replies • 14380 views
Discussion

VHDL-AMS simulation issue

Category: Custom IC Design

By srana01

$usertype
•
started over 8 years ago

0 replies • 15593 views
Discussion

ADE/Spectre Name Mapping with Extracted Views

Category: Custom IC Design

By BrJaWr

$usertype
•
started over 8 years ago

0 replies • 732 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.