Custom IC Design

Latest Posts

Discussion

Design based on Nangate 15nm OCL in cadence virtuoso environment

Category: Custom IC Design

By Carmichaeli

$usertype
•
updated over 8 years ago by Andrew Beckett

5 replies • 15811 views
Discussion

Not able to interface spectre data with Matlab

Category: Custom IC Design

By Abhishek D

$usertype
•
updated over 8 years ago by RaffaeleCapoccia

8 replies • 18014 views
Discussion

Assura DRC deck in PVS.

Category: Custom IC Design

By mhkvy4

$usertype
•
updated over 8 years ago by mhkvy4

8 replies • 18297 views
Discussion

vcvs Impedance Dips in Frequency

Category: Custom IC Design

By ChrisDG

$usertype
•
updated over 8 years ago by ChrisDG

4 replies • 19130 views
Discussion

Noise Simulation of DAC+VCO

Category: Custom IC Design

By Nitesh Tripathi

$usertype
•
updated over 8 years ago by Nitesh Tripathi

1 replies • 1344 views
Discussion

CCVS in subckt probing one level up?

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 8 years ago by drdanmc

2 replies • 14726 views
Discussion

very long bit pattern for vbit source

Category: Custom IC Design

By Zitty

$usertype
•
updated over 8 years ago by Andrew Beckett

13 replies • 38458 views
Discussion

virtuoso won't start -- core dumps

Category: Custom IC Design

By KKimber

$usertype
•
updated over 8 years ago by KKimber

2 replies • 3582 views
Discussion

Physical verification system menu is not working properly

Category: Custom IC Design

By anandmohan

$usertype
•
updated over 8 years ago by Marben

4 replies • 16052 views
Discussion

How do I override irunArgs being set by the ADE state when using runams?

Category: Custom IC Design

By feory

$usertype
•
updated over 8 years ago by Adam Daniels

3 replies • 15072 views
Discussion

unable to load .sdb file

Category: Custom IC Design

By syafiq

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 16414 views
Discussion

How to know that ALL MOS are in saturaion region by running ocean script?

Category: Custom IC Design

By MOSMOS

$usertype
•
updated over 8 years ago by Andrew Beckett

10 replies • 18450 views
Discussion

APS, Multi-threading, High-Performance Simulation...

Category: Custom IC Design

By aditeman

$usertype
•
updated over 8 years ago by lartola

11 replies • 32429 views
Discussion

LVS without schematic

Category: Custom IC Design

By Julien Terrier

$usertype
•
updated over 8 years ago by Andrew Beckett

8 replies • 19403 views
Discussion

cds_get_analog_value for inherited connection

Category: Custom IC Design

By nthoangga

$usertype
•
started over 8 years ago

0 replies • 13637 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.