Custom IC Design

Latest Posts

Discussion

How to see the properties of two cells together which are in same layout window.

Category: Custom IC Design

By conrel

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14046 views
Discussion

Montecarlo simulation not starting in ADE-XL

Category: Custom IC Design

By saikatc

$usertype
•
updated over 8 years ago by Andrew Beckett

6 replies • 17669 views
Discussion

stitching results of two transient simulations

Category: Custom IC Design

By SoniaMK

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 15948 views
Discussion

missing instance in schematic

Category: Custom IC Design

By SteveRFIC

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 16649 views
Discussion

Need to Set Design before issuing this command

Category: Custom IC Design

By bitan1990

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14033 views
Discussion

VerilogA Error running Spectre

Category: Custom IC Design

By kevch9988

$usertype
•
updated over 8 years ago by AndreyVolk

2 replies • 14368 views
Discussion

Exporting Horizontal Marker, selecting intercepts by zooming the graph doesn't work

Category: Custom IC Design

By Clidre

$usertype
•
updated over 8 years ago by Frank Wiedmann

1 replies • 2181 views
Discussion

Parasitic extraction for interconnects

Category: Custom IC Design

By Fabio23

$usertype
•
updated over 8 years ago by drdanmc

3 replies • 18906 views
Discussion

Cadence Virtuoso Default Libraries

Category: Custom IC Design

By vijaykpd

$usertype
•
updated over 8 years ago by vijaykpd

2 replies • 19989 views
Discussion

guide needed for simulating the circuit with script

Category: Custom IC Design

By rockyicer

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 17695 views
Discussion

VerilogA issues -- transition function

Category: Custom IC Design

By funfet

$usertype
•
updated over 8 years ago by funfet

10 replies • 11322 views
Discussion

How to reduce time needed before transient simulation to be started in case of large circuit

Category: Custom IC Design

By P Chy

$usertype
•
updated over 8 years ago by Frank Wiedmann

4 replies • 26374 views
Discussion

Declaring global net in schematic composer

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 8 years ago by pushan

10 replies • 23139 views
Discussion

Export simulation results from Virtuoso 6.1.6

Category: Custom IC Design

By bitan1990

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 14456 views
Discussion

How to traverse PSF simulation results programmatically with SKILL/OCEAN

Category: Custom IC Design

By sommer

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 1081 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.