Custom IC Design

Latest Posts

Discussion

Pcell Evaluation Failed Issue

Category: Custom IC Design

By Muralidhar

$usertype
•
updated over 6 years ago by Muralidhar

5 replies • 25244 views
Discussion

How to protect the PDK files?

Category: Custom IC Design

By UUinfini

$usertype
•
updated over 6 years ago by UUinfini

4 replies • 15317 views
Discussion

VerilogA Modelling for Skin Effect

Category: Custom IC Design

By MenghanSun

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14626 views
Discussion

PSS, PNOISE and Transient Noise

Category: Custom IC Design

By pcardoso73

$usertype
•
updated over 6 years ago by larrywan

5 replies • 25795 views
Discussion

Job name in adexl and directory where it will be saved

Category: Custom IC Design

By bid75

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 18121 views
Discussion

corner variables in adexl

Category: Custom IC Design

By bid75

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 16452 views
Discussion

Evaluate an expression once per Corner - ADE Explorer

Category: Custom IC Design

By Conorp

$usertype
•
updated over 6 years ago by Conorp

2 replies • 3598 views
Discussion

Jitter simulation, PSS +pnoise and matlab get different results

Category: Custom IC Design

By larrywan

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 17434 views
Discussion

Liberate for library file

Category: Custom IC Design

By fengye

$usertype
•
updated over 6 years ago by fengye

23 replies • 25981 views
Discussion

Assura DRC decks writing

Category: Custom IC Design

By Jayasheel

$usertype
•
started over 6 years ago

0 replies • 14568 views
Discussion

emergency help!!! logic gates

Category: Custom IC Design

By hitman84

$usertype
•
updated over 6 years ago by Andrew Beckett

6 replies • 19333 views
Discussion

Pnoise sim with different noise type

Category: Custom IC Design

By VINCENTCHENG

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 16540 views
Discussion

custom marker layer

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 6 years ago by DavidLou

4 replies • 16127 views
Discussion

how to update connectivity reference hierarchically

Category: Custom IC Design

By NandGo

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14995 views
Discussion

Assura LVS not running

Category: Custom IC Design

By BahaaRadi

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 15126 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.