Custom IC Design

Latest Posts

Discussion

Invalid probe for a .measure statement where node also exist as port in one hierarchy above

Category: Custom IC Design

By roopakvasa

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13845 views
Discussion

LVS shows "StampErrorMult" error

Category: Custom IC Design

By Anklon

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 5839 views
Discussion

Simulation model for floating gate

Category: Custom IC Design

By farhan89

$usertype
•
updated over 8 years ago by paritoshs24

1 replies • 14479 views
Discussion

Cadence Variables setup

Category: Custom IC Design

By AllenD

$usertype
•
updated over 8 years ago by drdanmc

1 replies • 19811 views
Discussion

Design based on Nangate 15nm OCL in cadence virtuoso environment

Category: Custom IC Design

By Carmichaeli

$usertype
•
updated over 8 years ago by Andrew Beckett

5 replies • 15593 views
Discussion

Not able to interface spectre data with Matlab

Category: Custom IC Design

By Abhishek D

$usertype
•
updated over 8 years ago by RaffaeleCapoccia

8 replies • 17806 views
Discussion

Assura DRC deck in PVS.

Category: Custom IC Design

By mhkvy4

$usertype
•
updated over 8 years ago by mhkvy4

8 replies • 18042 views
Discussion

vcvs Impedance Dips in Frequency

Category: Custom IC Design

By ChrisDG

$usertype
•
updated over 8 years ago by ChrisDG

4 replies • 18888 views
Discussion

Noise Simulation of DAC+VCO

Category: Custom IC Design

By Nitesh Tripathi

$usertype
•
updated over 8 years ago by Nitesh Tripathi

1 replies • 1321 views
Discussion

CCVS in subckt probing one level up?

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 8 years ago by drdanmc

2 replies • 14577 views
Discussion

very long bit pattern for vbit source

Category: Custom IC Design

By Zitty

$usertype
•
updated over 8 years ago by Andrew Beckett

13 replies • 38022 views
Discussion

virtuoso won't start -- core dumps

Category: Custom IC Design

By KKimber

$usertype
•
updated over 8 years ago by KKimber

2 replies • 3553 views
Discussion

Physical verification system menu is not working properly

Category: Custom IC Design

By anandmohan

$usertype
•
updated over 8 years ago by Marben

4 replies • 15865 views
Discussion

How do I override irunArgs being set by the ADE state when using runams?

Category: Custom IC Design

By feory

$usertype
•
updated over 8 years ago by Adam Daniels

3 replies • 14906 views
Discussion

unable to load .sdb file

Category: Custom IC Design

By syafiq

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 16225 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.