Custom IC Design

Latest Posts

Discussion

Infopoints

Category: Custom IC Design

By analogy

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 15179 views
Discussion

ADE XL Dynamic Spec

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 10 years ago by StefanHi

11 replies • 20004 views
Discussion

How to get the total area/length of a path with marknet ?

Category: Custom IC Design

By gnamde

$usertype
•
updated over 10 years ago by Andrew Beckett

4 replies • 3020 views
Discussion

where can I view OS support for cadence tools?

Category: Custom IC Design

By kainice

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 16001 views
Discussion

ADE XL simulation writing directory

Category: Custom IC Design

By jyang

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15473 views
Discussion

**error** the memory request exceeds the current available space in hspice

Category: Custom IC Design

By sreeni

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15937 views
Discussion

VerilogA Problem in MMSIM-7.1

Category: Custom IC Design

By gokce

$usertype
•
updated over 10 years ago by Andrew Beckett

36 replies • 32528 views
Discussion

Area calculation from layout in cadence 6.1.4

Category: Custom IC Design

By kpkp

$usertype
•
updated over 10 years ago by seaurchin

14 replies • 30223 views
Discussion

Reliability data disabled from ADE XL results

Category: Custom IC Design

By Amel

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 15951 views
Discussion

Question of Monte Carlo simulation of Virtuoso 6.1.5

Category: Custom IC Design

By bhl3302

$usertype
•
updated over 10 years ago by soa77

18 replies • 25980 views
Discussion

Ruler setup

Category: Custom IC Design

By tester

$usertype
•
updated over 10 years ago by Composter

12 replies • 25912 views
Discussion

Problem with simulating a circuit with spectre

Category: Custom IC Design

By dnelson

$usertype
•
updated over 10 years ago by dnelson

8 replies • 19075 views
Discussion

[ADE-L] Timed captab: "Results->Print->Capacitance Table" (and calculator "pv(...)" function) not working

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 10 years ago by dontpanic

2 replies • 2990 views
Discussion

How to access captab results in calculator?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 10 years ago by dontpanic

2 replies • 15594 views
Discussion

ADE-XL simulation and save result

Category: Custom IC Design

By yhchang

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 14906 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.