• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Top-Level RC Extraction with black box option

    Category: Custom IC Design

    By Senan

    $usertype

    •

    started over 3 years ago

    0 replies • 10032 views
  • Discussion

    Generate layout from symbols with design variables

    Category: Custom IC Design

    By James Yam

    $usertype

    •

    updated over 3 years ago by James Yam

    2 replies • 10114 views
  • Discussion

    QRC Configuration options in PVS

    Category: Custom IC Design

    By Senan

    $usertype

    •

    updated over 3 years ago by Senan

    4 replies • 10457 views
  • Discussion

    Use instance name for design variable in schematic

    Category: Custom IC Design

    By ZipppyDoctor

    $usertype

    •

    started over 3 years ago

    0 replies • 8490 views
  • Discussion

    Calculator: How to avoid interpolation when using spectrumMeasurement()?

    Category: Custom IC Design

    By jorgeluislagos

    $usertype

    •

    updated over 3 years ago by jorgeluislagos

    4 replies • 10669 views
  • Discussion

    Is there any documentation for PVS DRC rules writting?

    Category: Custom IC Design

    By delgsy

    $usertype

    •

    updated over 3 years ago by delgsy

    2 replies • 10665 views
  • Discussion

    replace square bus notation brackets with < and >

    Category: Custom IC Design

    By pula58

    $usertype

    •

    updated over 3 years ago by shubhamiitb

    1 replies • 3142 views
  • Discussion

    I am trying to simulate a basic ring oscillator circuit using spectra . I have generated a netlist file. when I run it, I am getting the following error: I need help urgently for my thesis

    Category: Custom IC Design

    By Sudipta

    $usertype

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 9474 views
  • Discussion

    follow up with find the location of a variable in schematic

    Category: Custom IC Design

    By monglebest2022

    $usertype

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 9312 views
  • Discussion

    How to change default spacing between symbol's pins that auto-created from schematic

    Category: Custom IC Design

    By SpiceMonkey

    $usertype

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 1838 views
  • Discussion

    DEF formatting

    Category: Custom IC Design

    By SSR

    $usertype

    •

    updated over 3 years ago by SSR

    1 replies • 9124 views
  • Discussion

    Discrepancy in Stability Analysis

    Category: Custom IC Design

    By Ashish Papreja

    $usertype

    •

    updated over 3 years ago by FormerMember

    1 replies • 9588 views
  • Discussion

    adding delay element to circuit

    Category: Custom IC Design

    By Soly

    $usertype

    •

    updated over 3 years ago by FormerMember

    1 replies • 13069 views
  • Discussion

    calculator plot function fail

    Category: Custom IC Design

    By sjwprcker

    $usertype

    •

    updated over 3 years ago by FormerMember

    1 replies • 9265 views
  • Discussion

    SystemVerilog generate loop does not compile modules defined inside loop

    Category: Custom IC Design

    By Nader Fathy

    $usertype

    •

    updated over 3 years ago by SimbaG

    2 replies • 12352 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information